Zobrazeno 1 - 10
of 3 000
pro vyhledávání: '"Reduced instruction set computing"'
Considering the high-performance and low-power requirements of edge AI, this study designs a specialized instruction set processor for edge AI based on the RISC-V instruction set architecture, addressing practical issues in digital signal processing
Externí odkaz:
http://arxiv.org/abs/2409.00661
Autor:
MAUSAM DAS, Zenghui Wang
Publikováno v:
Jordanian Journal of Computers and Information Technology, Vol 8, Iss 1, Pp 57-71 (2022)
Wireless Sensor Networks (WSNs) create various security threats such as application variance in different sectors along with the model of cryptographic primitive and necessity. Although modernistic evolution, the skillful utilization of Elliptic Curv
Externí odkaz:
https://doaj.org/article/88d713603bee4abcbc82eff1a461998a
Publikováno v:
IET Computers & Digital Techniques, Vol 15, Iss 6, Pp 409-426 (2021)
Abstract A self‐timed microarchitecture called KeyRing is presented, and a method for implementing KeyRing circuits compatible with a timing‐driven electronic design automation (EDA) flow is discussed. The KeyRing microarchitecture is derived fro
Externí odkaz:
https://doaj.org/article/4ec0230edea444cd87fa2f0e26033add
Publikováno v:
IEEE Transactions on Computers. 71:1586-1597
As the reduced instruction set computing (RISC) processors are widely used nowadays, to meet the requirement that no secret instructions be included in the processor ISA or implemented in the processor micro-architecture, a consistency testing approa
Akademický článek
Tento výsledek nelze pro nepřihlášené uživatele zobrazit.
K zobrazení výsledku je třeba se přihlásit.
K zobrazení výsledku je třeba se přihlásit.
Akademický článek
Tento výsledek nelze pro nepřihlášené uživatele zobrazit.
K zobrazení výsledku je třeba se přihlásit.
K zobrazení výsledku je třeba se přihlásit.
Autor:
Lehner, Wolfgang, Haas, Sebastian, Arnold, Oliver, Scholze, Stefan, Höppner, Sebastian, Ellguth, Georg, Dixius, Andreas, Ungethüm, Annett, Mier, Eric, Nöthen, Benedikt, Matúš, Emil, Schiefer, Stefan, Cederstroem, Love, Pilz, Fabian, Mayr, Christian, Schüffny, Renè, Fettweis, Gerhard P.
Data processing on a continuously growing amount of information and the increasing power restrictions have become an ubiquitous challenge in our world today. Besides parallel computing, a promising approach to improve the energy efficiency of current
Externí odkaz:
https://tud.qucosa.de/id/qucosa%3A82113
https://tud.qucosa.de/api/qucosa%3A82113/attachment/ATT-0/
https://tud.qucosa.de/api/qucosa%3A82113/attachment/ATT-0/
Autor:
Pradip Bose
Publikováno v:
IEEE Micro. 41:71-77
Presilicon modeling is a crucial and integral part of processor microarchitecture definition and optimization. In this article, I attempt to provide a retrospective view of IBM's POWER and PowerPC microprocessors, through the lens of someone who has
Autor:
John R. Mashey
Publikováno v:
IEEE Micro. 41:131-139
In their 2018 Turing Award lecture and 2019 paper, John Hennessy and David Patterson reviewed computer architecture progress since the 1960s. They projected a second golden age akin to the first, approximately 1986–1996, when new instruction set ar
Autor:
Robert P. Colwell
Publikováno v:
IEEE Micro. 41:37-41
It was a different computing world in the late 1980s. Many if not most researchers in the computer architecture area had become convinced that complex instruction sets such as the Intel x86 were doomed in light of the many advantages promised by redu