Zobrazeno 1 - 10
of 31
pro vyhledávání: '"Pier Luigi Rolandi"'
Autor:
A. Cabrini, Marco Pasotti, Daniele Cantarelli, R. Casiraghi, Alfonso Maurelli, Paolo Cappelletti, Pier Luigi Rolandi, Guido Torelli
Publikováno v:
IEEE Transactions on Semiconductor Manufacturing. 19:57-66
Reliability and yield of CMOS integrated circuits are becoming more and more dependent on interconnect elements (contacts, vias, and metal lines). These are therefore considered to represent one of the main limits to the future scaling down of integr
Autor:
Guido Torelli, Paolo Cappelletti, Marco Pasotti, Pier Luigi Rolandi, Alfonso Maurelli, R. Casiraghi, David Iezzi, D. Cantarelli, Alessandro Cabrini
Publikováno v:
Proceedings of the 2005 International Conference on Microelectronic Test Structures, 2005. ICMTS 2005..
Manufacturing yield and circuit reliability are becoming more and more dependent on interconnects (contacts, vias, and metal lines). These elements are therefore considered to represent one of the main limits to the future scaling down of integration
Publikováno v:
1996 Proceedings. Eighth Annual IEEE International Conference on Innovative Systems in Silicon.
This paper presents a sensing architecture for multilevel non-volatile memories. Sensing is carried out following a dichotomic algorithm, where each search step performs a number of parallel comparisons. Two sensing steps are able to detect as many a
Publikováno v:
1996 Proceedings. Eighth Annual IEEE International Conference on Innovative Systems in Silicon.
The market demand for high speed and low voltage non-volatile memories asks for much more efficient sense amplifiers. Actually a good sense amplifier works with 5 V power supply and is able to detect the cell content in less than 20 ns but in the fut
Publikováno v:
Electronics Letters. 35:796
A low-voltage sense amplifier for multilevel (ML) nonvolatile memories is presented. It consists of a fully-differential current-to-voltage (I-V) converter followed by a differential amplifier. A crosscoupled NMOS pair is included to prevent simultan
Publikováno v:
Electronics Letters. 35:1413
Analogue VLSI circuit elements for producing and processing pulses with programmable time delays are described. The elements can be interconnected to implement pulse computations or spiking neurons. As an example, the basic operation of a scale-invar
Conference
Tento výsledek nelze pro nepřihlášené uživatele zobrazit.
K zobrazení výsledku je třeba se přihlásit.
K zobrazení výsledku je třeba se přihlásit.
Conference
Tento výsledek nelze pro nepřihlášené uživatele zobrazit.
K zobrazení výsledku je třeba se přihlásit.
K zobrazení výsledku je třeba se přihlásit.
Conference
Tento výsledek nelze pro nepřihlášené uživatele zobrazit.
K zobrazení výsledku je třeba se přihlásit.
K zobrazení výsledku je třeba se přihlásit.
Publikováno v:
2007 IEEE International Symposium on Circuits & Systems; 2007, p2411-2414, 4p