Zobrazeno 1 - 1
of 1
pro vyhledávání: '"Peter Joel Jenkins"'
Autor:
Glenn Peter Giacalone, S. Divakaruni, Peter Joel Jenkins, John A. Fifield, M. Hodges, Jeffrey S. Zimmerman, Robert E. Busch, A. Davidovich, M. Vincent, M. Kozyrczak, Christopher P. Miller, Wayne J. Howell, C. Reed, F. Creed, Thomas E. Obremski, Charles Edward Drake, T. von Reyn, G. Rohrbaugh, C. Ematrudo
Publikováno v:
1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.
Several cache-DRAMs have been reported, but all require multiple chips to implement an L2 cache system. The advent of 20 ns, 16 Mb DRAM technology has made a high-speed single-chip 1MB cache possible, replacing multiple SRAM and logic modules, saving