Zobrazeno 1 - 10
of 630
pro vyhledávání: '"Pandya, P K"'
We investigate the decidability of the ${0,\infty}$ fragment of Timed Propositional Temporal Logic (TPTL). We show that the satisfiability checking of TPTL$^{0,\infty}$ is PSPACE-complete. Moreover, even its 1-variable fragment (1-TPTL$^{0,\infty}$)
Externí odkaz:
http://arxiv.org/abs/2309.00386
In this paper, we study the extension of 1-clock Alternating Timed Automata (1-ATA) with the ability to read in both forward and backward direction, the 2-Way 1-clock Alternating Timed Automata (2-Way 1-ATA). We show that subclass of 2-Way 1-ATA with
Externí odkaz:
http://arxiv.org/abs/2107.12986
Metric Temporal Logic (MTL) and Timed Propositional Temporal Logic (TPTL) are prominent real-time extensions of Linear Temporal Logic (LTL). In general, the satisfiability checking problem for these extensions is undecidable when both the future U an
Externí odkaz:
http://arxiv.org/abs/2105.09534
Autor:
Behera, Nilamani, Gupta, Rahul, Husain, Sajid, Saha, Jitendra, Pothala, Rajasekhar, Barwal, Vineet, Mishra, Vireshwar, Andersson, Gabriella, Pandya, Dinesh K., Chaudhary, Sujeet, Brucas, Rimantas, Svedlindh, Peter, Kumar, Ankit
A large anti-damping spin-obit torque (SOT) efficiency in magnetic heterostructures is a prerequisite to realize energy efficient spin torque based magnetic memories and logic devices. The efficiency can be characterized in terms of the spin-orbit fi
Externí odkaz:
http://arxiv.org/abs/2104.09168
Akademický článek
Tento výsledek nelze pro nepřihlášené uživatele zobrazit.
K zobrazení výsledku je třeba se přihlásit.
K zobrazení výsledku je třeba se přihlásit.
Autor:
Pandya, Paritosh K., Wakankar, Amol
Publikováno v:
EPTCS 305, 2019, pp. 91-106
A system with sporadic errors (SSE) is a controller which produces high quality output but it may occasionally violate a critical requirement REQ(I,O). A run-time enforcement shield is a controller which takes (I,O) (coming from SSE) as its input, an
Externí odkaz:
http://arxiv.org/abs/1909.08541
Autor:
Pandya, Paritosh K., Wakankar, Amol
This paper investigates the synthesis of robust controllers from logical specification of regular properties given in an interval temporal logic QDDC. Our specification encompasses both hard robustness and soft robustness. Here, hard robustness guara
Externí odkaz:
http://arxiv.org/abs/1905.11157
In reactive controller synthesis, a number of implementations (controllers) are possible for a given specification because of the incomplete nature of specification. To choose the most desirable one from the various options, we need to specify additi
Externí odkaz:
http://arxiv.org/abs/1903.03991
Autor:
Behera, Nilamani, Gupta, Rahul, Husain, Sajid, Barwal, Vineet, Pandya, Dinesh K., Chaudhary, Sujeet, Brucas, Rimantas, Svedlindh, Peter, Kumar, Ankit
The giant spin Hall effect in magnetic heterostructures along with low spin memory loss and high interfacial spin mixing conductance are prerequisites to realize energy efficient spin torque based logic devices. We report giant spin Hall angle (SHA)
Externí odkaz:
http://arxiv.org/abs/1903.03480
Publikováno v:
Logical Methods in Computer Science, Volume 16, Issue 3 (September 8, 2020) lmcs:5206
We study two extensions of FO2[<], first-order logic interpreted in finite words, in which formulas are restricted to use only two variables. We adjoin to this language two-variable atomic formulas that say, "the letter $a$ appears between positions
Externí odkaz:
http://arxiv.org/abs/1902.05905