Zobrazeno 1 - 10
of 131
pro vyhledávání: '"Nicola Nicolici"'
Autor:
Nicola Nicolici
Publikováno v:
IEEE Design & Test. 40:64-67
Autor:
Nicola Nicolici
Publikováno v:
IEEE Design & Test. 40:112-115
Autor:
Nicola Nicolici, Trevor E. Pogue
Publikováno v:
IEEE Transactions on Very Large Scale Integration (VLSI) Systems. 28:750-763
This article presents a new fault analysis technique against cryptographic devices called the incremental fault analysis (IFA), which can be adapted into fault attacks using more traditional differential fault analysis (DFA) techniques in order to in
Autor:
Nicola Nicolici, Amin Vali
Publikováno v:
ETS
Since integrating memory blocks on-chip became affordable, embedded logic analysis has been used extensively for post-silicon validation and debugging. Deciding at design time which signals to be traceable at the post-silicon phase, has been posed as
Autor:
Nicola Nicolici, Pouya Taatizadeh
Publikováno v:
IEEE Transactions on Very Large Scale Integration (VLSI) Systems. 25:1866-1880
The objective of post-silicon validation is to identify design errors that remain undetected after pre-silicon verification and, therefore, manifest themselves in the silicon prototypes. These errors are often associated with the subtle interactions
Autor:
Xiaobing Shi, Nicola Nicolici
Publikováno v:
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems. 35:1012-1025
Post-silicon validation is critical for exposing subtle design errors that have escaped to the silicon prototypes. Its effectiveness is conditioned by in-system application of a large volume of functionally-compliant stimuli. In this paper, we presen
Autor:
Pouya Taatizadeh, Nicola Nicolici
Publikováno v:
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems. 35:2118-2130
Post-silicon validation deals with detection and diagnosis of errors that, due to existing limitations in pre-silicon verification, escape to the silicon prototypes and need to be fixed before committing to high-volume manufacturing. Electrical error
Autor:
Nicola Nicolici, Pouya Taatizadeh
Publikováno v:
Post-Silicon Validation and Debug ISBN: 9783319981154
Post-silicon validation is an important and time-consuming step in the design flow of system-on-chip (SoC) devices. Electrical errors such as those caused by cross-talk or power droops, are particularly difficult to catch during the pre-silicon phase
Externí odkaz:
https://explore.openaire.eu/search/publication?articleId=doi_________::c63bba30c087c3436df742672d991b3e
https://doi.org/10.1007/978-3-319-98116-1_10
https://doi.org/10.1007/978-3-319-98116-1_10
Autor:
Nicola Nicolici, Xiaobing Shi
Publikováno v:
Post-Silicon Validation and Debug ISBN: 9783319981154
Post-silicon validation lacks controllability, which is taken for granted during pre-silicon verification. Its effectiveness is conditioned by the in-system application of a large volume of functionally compliant stimuli. In this chapter, the technic
Externí odkaz:
https://explore.openaire.eu/search/publication?articleId=doi_________::70ab1eaecce445e6d7e0f1cee855681b
https://doi.org/10.1007/978-3-319-98116-1_8
https://doi.org/10.1007/978-3-319-98116-1_8
Autor:
Pouya Taatizadeh, Nicola Nicolici
Publikováno v:
2017 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).