Zobrazeno 1 - 10
of 54
pro vyhledávání: '"Musa, Ahmed Magdi Hassan"'
Autor:
Wu, Rui, Minami, Ryo, Tsukui, Yuuki, Kawai, Seitaro, Seo, Yuuki, Sato, Shinji, Kimura, Kento, Kondo, Satoshi, Ueno, Tomohiro, NURUL, FAJRI, Fajri, Nurul, Maki, Shotaro, Nagashima, Noriaki, Takeuchi, Yasuaki, Yamaguchi, Tatsuya, AHMED, MAGDI MUSA, Musa, Ahmed Magdi Hassan, Tokgoz, KorkutKaan, Tokgoz, Korkut Kaan, SIRIBURANON, T, Siriburanon, Teerachot, Liu, Bangan, Wang, Yun, Pang, Jian, Jian, Pang, Li, Ning, Nohara (Miyahara), Masaya, Okada, Kenichi, Matsuzawa, Akira
Publikováno v:
IEEE Journal of Solid-State Circuits.
Autor:
Wu, Rui, Minami, Ryo, Tsukui, Yuuki, Kawai, Seitaro, Seo, Yuuki, Sato, Shinji, Kimura, Kento, Kondo, Satoshi, Ueno, Tomohiro, NURUL, FAJRI, Fajri, Nurul, Maki, Shotaro, Nagashima, Noriaki, Takeuchi, Yasuaki, Yamaguchi, Tatsuya, AHMED, MAGDI MUSA, Musa, Ahmed Magdi Hassan, Tokgoz, KorkutKaan, Tokgoz, Korkut Kaan, SIRIBURANON, T, Siriburanon, Teerachot, Liu, Bangan, Wang, Yun, Pang, Jian, Jian, Pang, Li, Ning, Nohara (Miyahara), Masaya, Okada, Kenichi, Matsuzawa, Akira
Externí odkaz:
https://explore.openaire.eu/search/publication?articleId=jairo_______::a7ca1d6fc19e2f7b429e6502efc4bd17
http://t2r2.star.titech.ac.jp/cgi-bin/publicationinfo.cgi?q_publication_content_number=CTT100790006
http://t2r2.star.titech.ac.jp/cgi-bin/publicationinfo.cgi?q_publication_content_number=CTT100790006
Autor:
Deng, Wei, SIRIBURANON, T, Siriburanon, Teerachot, AHMED, MAGDI MUSA, Musa, Ahmed Magdi Hassan, Okada, Kenichi, Matsuzawa, Akira
Publikováno v:
CRC Press. :491-514
Publikováno v:
IEEE Journal of Solid-State Circuits. 49:1984-1994
This paper describes a compact and low-power frequency synthesizer with quadrature phase output for software-defined radios (SDRs). The proposed synthesizer is constructed using a core phase-locked loop (PLL), which is coupled with a fractional-N inj
A Compact, Low Power and Low Jitter Dual-Loop Injection Locked PLL Using All-Digital PVT Calibration
Autor:
AHMED, MAGDI MUSA, Musa, Ahmed Magdi Hassan, Deng, Wei, SIRIBURANON, T, Siriburanon, Teerachot, Miyahara, Masaya, Okada, Kenichi, Matsuzawa, Akira
Publikováno v:
IEEE Journal of Solid-State Circuits. 49(No. 1):50-60
This paper presents a low-jitter, low-power and a small-area injection-locked all-digital PLL (IL-ADPLL). It consists of a dual-loop and a dual-VCO architecture in which one VCO (Replica) is placed in a TDC-less synthesizable ADFLL to provide continu
Autor:
SIRIBURANON, T, Siriburanon, Teerachot, Sato, Takahiro, AHMED, MAGDI MUSA, Musa, Ahmed Magdi Hassan, Deng, Wei, Okada, Kenichi, Matsuzawa, Akira
Publikováno v:
IEICE Transactions on Electronics. (No. 6):804-812
This paper presents a 20 GHz push-push VCO realized by a 10 GHz super-harmonic coupled quadrature oscillator for a quadrature 60 GHz frequency synthesizer. The output nodes are peaked by a tunable second harmonic resonator. The proposed VCO is implem
Publikováno v:
IEEE Transactions on Microwave Theory and Techniques. 61:1161-1173
This paper proposes progressive mixing as a technique to widen the locking range of injection locked frequency dividers (ILFDs) with higher division ratios. The ILFD locking range for a certain division ratio depends on the harmonics that are used to
Autor:
Wu, Rui, Pang, Jian, Jian, Pang, Seo, Yuuki, Kimura, Kento, Kawai, Seitaro, Sato, Shinji, Kondo, Satoshi, Ueno, Tomohiro, NURUL, FAJRI, Fajri, Nurul, Takeuchi, Yasuaki, Yamaguchi, Tatsuya, AHMED, MAGDI MUSA, Musa, Ahmed Magdi Hassan, Miyahara, Masaya, Okada, Kenichi, Matsuzawa, Akira
Externí odkaz:
https://explore.openaire.eu/search/publication?articleId=dedup_wf_001::9352d515b724c4ac6f318df4977864d6
http://t2r2.star.titech.ac.jp/cgi-bin/publicationinfo.cgi?q_publication_content_number=CTT100734471
http://t2r2.star.titech.ac.jp/cgi-bin/publicationinfo.cgi?q_publication_content_number=CTT100734471
Autor:
Okada, Kenichi, li, ning, Matsushita, Kota, Bunsen, Keigo, Murakami, Rui, AHMED, MAGDI MUSA, Musa, Ahmed Magdi Hassan, Sato, Takahiro, Asada, Hiroki, Takayama, Naoki, Ito, Shogo, CHAIVIPAS, WIN, Minami, Ryo, Yamaguchi, Tatsuya, Takeuchi, Yasuaki, Yamagishi, Hiroyuki, Noda, Makoto, Matsuzawa, Akira
Publikováno v:
ISSCC
This paper presents a 60-GHz direct-conversion transceiver using 60-GHz quadrature oscillators. The transceiver has been fabricated in a standard 65-nm CMOS process. It in cludes a receiver with a 17.3-dB conversion gain and less than 8.0-dB noise fi
Autor:
AHMED, MAGDI MUSA, Musa, Ahmed Magdi Hassan, Murakami, Rui, Sato, Takahiro, CHAIVIPAS, WIN, Okada, Kenichi, Matsuzawa, Akira
Publikováno v:
IEEE Journal of Solid-State Circuits. 46:2635-2649
This paper proposes a 60 GHz quadrature PLL frequency synthesizer for the IEEE802.15.3c with wide tuning range and low phase noise. The synthesizer is constructed using a 20 GHz PLL that is coupled with a Quadrature Injection Locked Oscillator (QILO)