Zobrazeno 1 - 10
of 71
pro vyhledávání: '"Multiplier accumulator"'
Akademický článek
Tento výsledek nelze pro nepřihlášené uživatele zobrazit.
K zobrazení výsledku je třeba se přihlásit.
K zobrazení výsledku je třeba se přihlásit.
Publikováno v:
2021 3rd Novel Intelligent and Leading Emerging Sciences Conference (NILES).
This paper discusses the implementation of a Multiplier Accumulator (MAC) design using memristor and crossbar architecture. MAC consists of an array of memristors alongside transistors making a cell that works as a switch (i.e., turned ON or OFF). Wh
Externí odkaz:
https://explore.openaire.eu/search/publication?articleId=doi_________::7d6e00fbbf0a924b2cd808fc69b93e7b
https://doi.org/10.1109/niles53778.2021.9600483
https://doi.org/10.1109/niles53778.2021.9600483
Publikováno v:
IEEE Journal of Solid-State Circuits. 54:560-568
The unique ability of dual-mode logic (DML) to self-adapt to computational needs by providing high speed and/or low energy consumption is demonstrated for the first time by silicon measurements in 28-nm fully depleted silicon on insulator. At the gat
Externí odkaz:
https://explore.openaire.eu/search/publication?articleId=doi_________::9f691bd4f784013d84e2b074805d4959
https://doi.org/10.1109/jssc.2018.2882139
https://doi.org/10.1109/jssc.2018.2882139
Autor:
M. Gnanasekaran, J. Balamurugan
Publikováno v:
Intelligent Computing in Engineering ISBN: 9789811527791
In recent growing of portable and multimedia devices, such as notebooks, and video phones, motivated the researchers to design low power VLSI circuits. Multiplier Accumulator Unit (MAC) is a major element of DSP. The speed of systems is based on the
Externí odkaz:
https://explore.openaire.eu/search/publication?articleId=doi_________::57702c647664fec46821a3e577416288
https://doi.org/10.1007/978-981-15-2780-7_38
https://doi.org/10.1007/978-981-15-2780-7_38
Autor:
G. Umamaheswara Reddy, K. Rajesh
Publikováno v:
2019 Third International Conference on Inventive Systems and Control (ICISC).
The design of Multiplier-Accumulator (MAC) unit can be implemented by using the Vedic multiplier along with the reversible logic gates. The designing of Vedic multiplier is designed by using the new sutra called “Urdhava Triyagbhayam”. The perfor
Externí odkaz:
https://explore.openaire.eu/search/publication?articleId=doi_________::ddeec476759073b0d0f65cee8cf2f543
https://doi.org/10.1109/icisc44355.2019.9036345
https://doi.org/10.1109/icisc44355.2019.9036345
Publikováno v:
ISCAS
Artificial neural network (NN) circuits are proposed and analyzed from the viewpoints of flexibility and robustness based on memristive devices. The typical 3-layered fully-connected NN is a primitive unit of Deep Learning (DL) and plays a key role i
Externí odkaz:
https://explore.openaire.eu/search/publication?articleId=doi_________::56fde2ac40bf355aded313e42daf5544
https://doi.org/10.1109/iscas.2018.8351298
https://doi.org/10.1109/iscas.2018.8351298
Autor:
K V Santhosh, S Nithin
Publikováno v:
International Journal of Students' Research in Technology & Management. 3:413-415
In this paper, a new multiplier design is proposed which reduces the number of partial products by 25%. This multiplier has been used with different adders available in literature to implement multiplier accumulator (MAC) unit and parameters such as
Externí odkaz:
https://explore.openaire.eu/search/publication?articleId=doi_________::8cbbf4ffcd29cd1717aed5ee924d3ffd
https://doi.org/10.18510/ijsrtm.2015.371(1)
https://doi.org/10.18510/ijsrtm.2015.371(1)
Autor:
M.Tech Student , Ssits, Rayachoty, Kadapa Dist., India., Professor, Ssits, Rayachoty, Kadapa Dist., India., S. Tabasum, M.P. Chennaiah
Publikováno v:
i-manager's Journal on Embedded Systems. 2:7-13
Externí odkaz:
https://explore.openaire.eu/search/publication?articleId=doi_________::b54cecda1da842b4afb9c46a78d985bb
https://doi.org/10.26634/jes.2.1.2239
https://doi.org/10.26634/jes.2.1.2239
Autor:
Rajiv S. Mishra, P. A. Irfan Khan
Publikováno v:
Indian Journal of Science and Technology. 9
Background/Objectives: Power consumption is one of the important designsin many digital signal processing applications, the main building blocks of the processor is Multiplier-Accumulator (MAC) unit. Methods/Statistical Analysis: In the present work,
Externí odkaz:
https://explore.openaire.eu/search/publication?articleId=doi_________::54dd616e23b68038eefd4393e30325c9
https://doi.org/10.17485/ijst/2016/v9i8/83614
https://doi.org/10.17485/ijst/2016/v9i8/83614
Akademický článek
Tento výsledek nelze pro nepřihlášené uživatele zobrazit.
K zobrazení výsledku je třeba se přihlásit.
K zobrazení výsledku je třeba se přihlásit.