Zobrazeno 1 - 10 of 61 pro vyhledávání: '"Marc Belleville"'
1
Akademický článek
Ultra Low Energy FDSOI Asynchronous Reconfiguration Network for Adaptive Circuits
Autor: Soundous Chairat, Edith Beigne, Ivan Miro-Panades, Marc Belleville
Publikováno v: Journal of Low Power Electronics and Applications, Vol 7, Iss 2, p 11 (2017)
This paper introduces a plug-and-play on-chip asynchronous communication network aimed at the dynamic reconfiguration of a low-power adaptive circuit such as an internet of things (IoT) system. By using a separate communication network, we can addres
Externí odkaz: https://doaj.org/article/45fba3c517d844df92b0ba1ac58047df
Zobrazit plný text záznamu
3
Ultra-wide voltage range pulse-triggered flip-flops and register file with tunable energy-delay target in 28nm UTBB-FDSOI
Autor: Jean-Didier Legat, Sbastien Bernard, Alexandre Valentian, David Bol, Marc Belleville
Publikováno v: Microelectronics Journal. 57:76-86
In this paper, we propose pulse-triggered flip-flops (pulsed-FF) and register file in 28nm Ultra-Thin-Body-and-Box Fully-Depleted-Silicon-on-Insulator (UTBB-FDSOI) technology, dedicated to ultra-wide voltage range (UWVR) operation. A pulsed-FF compos
Externí odkaz: https://explore.openaire.eu/search/publication?articleId=doi_________::64fa47264fccc2fa929916b50a820d98
https://doi.org/10.1016/j.mejo.2016.10.002
Zobrazit plný text záznamu
4
Limits of CMOS Technology and Interest of NEMS Relays for Adiabatic Logic Applications
Autor: Gerard Billiot, Marc Belleville, Samer Houri, Alexandre Valentian, Herve Fanet
Publikováno v: IEEE Transactions on Circuits and Systems I: Regular Papers. 62:1546-1554
In this paper, a detailed analysis and comparison of nanoelectromechanical systems (NEMS) and CMOS technologies for low power adiabatic logic implementation is presented. Fundamental limits of CMOS-based adiabatic logic are identified. Analytic relat
Externí odkaz: https://explore.openaire.eu/search/publication?articleId=doi_________::fd43004b9e24992739ef7d9d367e3e07
https://doi.org/10.1109/tcsi.2015.2415177
Zobrazit plný text záznamu
5
Ultra Low Energy FDSOI Asynchronous Reconfiguration Network for Adaptive Circuits
Autor: Marc Belleville, Soundous Chairat, Edith Beigne, Ivan Miro-Panades
Publikováno v: Journal of Low Power Electronics and Applications, Vol 7, Iss 2, p 11 (2017)
Journal of Low Power Electronics and Applications; Volume 7; Issue 2; Pages: 11
This paper introduces a plug-and-play on-chip asynchronous communication network aimed at the dynamic reconfiguration of a low-power adaptive circuit such as an internet of things (IoT) system. By using a separate communication network, we can addres
Externí odkaz: https://explore.openaire.eu/search/publication?articleId=doi_dedup___::879533315101103b8829cf0201f4b4f0
http://www.mdpi.com/2079-9268/7/2/11
Zobrazit plný text záznamu
6
Designing digital circuits with nano-scale devices: Challenges and opportunities
Autor: Alexandre Valentian, Marc Belleville, Olivier P. Thomas, Fabien Clermidy
Publikováno v: Solid-State Electronics. 84:38-45
This paper presents an overview of the challenges and opportunities when designing digital integrated circuits in nano-scale technologies. Major applications requirements and nano-technologies design limitations are introduced. Design solutions curre
Externí odkaz: https://explore.openaire.eu/search/publication?articleId=doi_________::aaa2aa548004e050dc565d91c513c275
https://doi.org/10.1016/j.sse.2013.02.030
Zobrazit plný text záznamu
7
Ultra low energy FDSOI asynchronous reconfiguration network for an IoT wireless sensor network node
Autor: Ivan Miro-Panades, Florent Berthier, Marc Belleville, Edith Beigne, Soundous Chairat
Publikováno v: 2016 IEEE SOI-3D-Subthreshold Microelectronics Technology Unified Conference (S3S).
The paper describes a new asynchronous communication network for reconfiguration of adaptive Wireless Sensor Network (WSN) nodes. The use of adaptive blocks is motivated by the need to increase the performance of the node while being energy efficient
Externí odkaz: https://explore.openaire.eu/search/publication?articleId=doi_________::57391c64826d1d7648c8c6b694374ece
https://doi.org/10.1109/s3s.2016.7804403
Zobrazit plný text záznamu
9
An On-Chip Multi-Mode Buck DC–DC Converter for Fine-Grain DVS on a Multi-Power Domain SoC Using a 65-nm Standard CMOS Logic Process
Autor: Marc Belleville, Amara Amara, Edith Beigne, Frederic Rothan, Motoi Ichihashi, Helene Lhermet
Publikováno v: Journal of Low Power Electronics. 6:201-210
In this paper, we propose an on-chip dc-dc buck converter for fine-grain dynamic voltage scaling (DVS) on a multi-power domain SoC. The proposed circuit converts from the I/O voltage to the required core operating voltage. This regulator is equipped
Externí odkaz: https://explore.openaire.eu/search/publication?articleId=doi_________::b261e04aa0074c3b3219685e46aa18fe
https://doi.org/10.1166/jolpe.2010.1071
Zobrazit plný text záznamu
10
Dedicated network for distributed configuration in a mixed-signal Wireless Sensor Node circuit
Autor: Soundous Chairat, Marc Belleville, Edith Beigne
Publikováno v: PATMOS
This paper introduces a novel asynchronous communication network for reconfiguration purposes inside an adaptive Wireless Sensor Network (WSN) Node. To insure an efficient energy consumption, both analog and digital reconfigurable blocks, able to ada
Externí odkaz: https://explore.openaire.eu/search/publication?articleId=doi_________::91bd6ee06fe601bab26106fcee47cc19
https://doi.org/10.1109/patmos.2015.7347587
Zobrazit plný text záznamu

Vyhledávací nástroje:

Upřesnit hledání

Omezení vyhledávání
Plný text Recenzováno Digitální knihovna AV ČR
Zdroje