Zobrazeno 1 - 10
of 13
pro vyhledávání: '"Koyo Katsura"'
Autor:
Koyo Katsura, Koki Kawashima
Publikováno v:
Communications in Computer and Information Science ISBN: 9789811536502
ACPR Workshops
ACPR Workshops
In this paper, we propose an Embedded Real-time Monocular SLAM (Simultaneous Localization and Mapping) System for an autonomous indoor mobile robot. Autonomous mobile robots must be able to estimate and maintain the pose of the robot and the map of t
Externí odkaz:
https://explore.openaire.eu/search/publication?articleId=doi_________::e9705518b19842f6ffbca0c12a4ae01d
https://doi.org/10.1007/978-981-15-3651-9_5
https://doi.org/10.1007/978-981-15-3651-9_5
Autor:
Koyo Katsura, Masaki Saegusa
Publikováno v:
2017 7th International Conference on Integrated Circuits, Design, and Verification (ICDV).
A Smart IoT Device and applications to solve bicycle theft problems in Japan has been proposed. It has two modes, an active mode and a parking mode. The system combines the device and a smartphone in the active mode, and the device is connected to a
Publikováno v:
Journal of JSEE. 66:1_29-1_33
Publikováno v:
Electronics and Communications in Japan (Part III: Fundamental Electronic Science). 88:58-68
With the approximate matching methods based on feature points that have become widely used in on-line character recognition in recent years, it is difficult to collect statistics for individual points as the number of points used to match a single ch
Autor:
Koyo Katsura, Yoichi Kemmochi
Publikováno v:
Journal of JSEE. 65:4_82-4_85
Publikováno v:
Journal of JSEE. 59:88-90
Autor:
Akiyoshi Seki, Toshio Taguchi, Nobuyasu Mizutani, Koyo Katsura, Takashi Saika, Masatoshi Kameyama, Shinji Suzuki
Publikováno v:
Journal of JSEE. 60:3_26-3_33
Publikováno v:
Journal of JSEE. 60:3_55-3_58
Publikováno v:
IEEJ Transactions on Electronics, Information and Systems. 108:422-427
Publikováno v:
IEEE Transactions on Electron Devices. 32:2232-2237
This paper describes the VLSI for high-performance graphic control which utilizes two-level multiprocessor architecture. The VLSI chip is constructed of multiprocessor modules processing in parallel, and each processor module is constructed of multie