Zobrazeno 1 - 10
of 14
pro vyhledávání: '"K. Pagiamtzis"'
Autor:
Ali Sheikholeslami, K. Pagiamtzis
Publikováno v:
IEEE Journal of Solid-State Circuits. 41:712-727
We survey recent developments in the design of large-capacity content-addressable memory (CAM). A CAM is a memory that implements the lookup-table function in a single clock cycle using dedicated comparison circuitry. CAMs are especially popular in n
Autor:
K. Pagiamtzis, Ali Sheikholeslami
Publikováno v:
IEEE Journal of Solid-State Circuits. 39:1512-1519
This paper presents two techniques to reduce power consumption in content-addressable memories (CAMs). The first technique is to pipeline the search operation by breaking the match-lines into several segments. Since most stored words fail to match in
Publikováno v:
CICC
Modern integrated circuits require careful attention to the soft-error rate (SER) resulting from bit upsets, which are normally caused by alpha particle or neutron hits. These events, also referred to as single-event upsets (SEUs), will become more p
Autor:
Ali Sheikholeslami, K. Pagiamtzis
Publikováno v:
CICC
We propose using caching to save power in content-addressable memories (CAMs). By using a small cache along with the CAM, we avoid accessing the larger and higher power CAM. For a cache hit rate of 90%, the cache-CAM (C-CAM) saves 80% power over a co
Publikováno v:
ISMVL
This paper presents four-valued magnetoresistive RAM (MRAM) storage cells using one access transistor and two binary magnetic tunnel junction (MTJ) devices, with the MTJ devices either in series or in parallel. We present a comparative study of the t
Autor:
K. Pagiamtzis, Ali Sheikholeslami
Publikováno v:
CICC
This paper presents a pipelined match-line and a hierarchical search-line architecture to reduce power in content-addressable memories (CAM). The overall power reduction is 60%, with 29% contributed by the pipelined match-lines and 31% contributed by
Autor:
P.G. Gulak, K. Pagiamtzis
Publikováno v:
The 2002 45th Midwest Symposium on Circuits and Systems, 2002. MWSCAS-2002..
Quick and accurate prediction of area, speed, and power of IP cores for SoC implementations reduces the design time and thus the overall cost. Accurate performance estimation early in the design cycle also is valuable for identifying trade-offs in th
Conference
Tento výsledek nelze pro nepřihlášené uživatele zobrazit.
K zobrazení výsledku je třeba se přihlásit.
K zobrazení výsledku je třeba se přihlásit.
Conference
Tento výsledek nelze pro nepřihlášené uživatele zobrazit.
K zobrazení výsledku je třeba se přihlásit.
K zobrazení výsledku je třeba se přihlásit.
Conference
Tento výsledek nelze pro nepřihlášené uživatele zobrazit.
K zobrazení výsledku je třeba se přihlásit.
K zobrazení výsledku je třeba se přihlásit.