Zobrazeno 1 - 10
of 78
pro vyhledávání: '"K. Nummy"'
Deep Subwavelength Anti-Slot Photonic Crystals Fabricated in Monolithic Silicon Photonics Technology
Autor:
J. A. Allen, K. P. Arnold, S. I. Halimi, L. D. Ryder, F. O. Afzal, Y. Bian, A. Aboketaf, K. Dezfulian, M. Rakowski, R. Augur, T. Hirokawa, K. Nummy, Sharon M. Weiss
Publikováno v:
IEEE Photonics Technology Letters. 35:461-464
Publikováno v:
Microscopy Today. 29:36-44
2-D junction characterization by dual lens electron holography, scanning capacitance microscopy (SCM), and scanning spreading resistance microscopy (SSRM) on a variety of semiconductor devices is reported, including optical modulators, regular comple
Publikováno v:
Microscopy and Microanalysis. 24:1464-1465
Akademický článek
Tento výsledek nelze pro nepřihlášené uživatele zobrazit.
K zobrazení výsledku je třeba se přihlásit.
K zobrazení výsledku je třeba se přihlásit.
Akademický článek
Tento výsledek nelze pro nepřihlášené uživatele zobrazit.
K zobrazení výsledku je třeba se přihlásit.
K zobrazení výsledku je třeba se přihlásit.
Autor:
K. Nummy, V. J. Silvestri, R. Bendernagel, J. Hann, V. T. Phan, D. Kerr, J. O. Borland, P. Ronsheim
Publikováno v:
Journal of The Electrochemical Society. 137:2323-2327
ULSI quality silicon epitaxial films as thin as 0.6 μm have been grown using dichlorosilane at temperatures as low as 850 o C and pressures as low as 10 torr in commercially available cylindrical epi reactors. Removal of the substrate surface native
Autor:
Andrew Waite, B. Yang, C. D. Sheraw, H. Yin, M. Yang, S. D. Kim, X. Chen, D. Fried, B. Kim, L. Black, Scott Luning, P. Agnello, K. Nummy, M. Khare, S. Narasimha
Publikováno v:
2007 International Workshop on Electron Devices and Semiconductor Technology (EDST).
Hybrid-orientation technology (HOT), a novel planar CMOS approach that fabricates NMOS on (100) silicon surface and PMOS on (110) silicon surface to take advantage of the highest carrier mobilities on these surfaces, is reviewed. HOT module process f
Autor:
D. Schepis, C.Y. Sung, H. Yin, B. Kim, B. Yang, M. Khare, L. Black, C. D. Sheraw, Donggun Park, H.V. Meer, X. Chen, J. Johnson, Andrew Waite, K. Nummy, H. Gossmann, P. Agnello, Philip A. Fisher, Scott Luning, S. Narasimha, D. Chidambarrao, Judson R. Holt, S. D. Kim, D. Wehella-gamage, Y. Liu
Publikováno v:
2007 IEEE Symposium on VLSI Technology.
This work demonstrates that the ~2times mobility advantage of (110) PMOS over (100) PMOS is maintained down to 190 nm liners poly-pitch for devices under compressive stress. (110) PMOS with 3.5 GPa compressively stressed liners demonstrate strong cha
Autor:
Byeong Y. Kim, Richard A. Wachnik, Hasan M. Nayfeh, Henry K. Utomo, Mukesh Khare, Jian Yu, Jinping Liu, Anthony G. Domenicucci, Haizhou Yin, Shreesh Narasimha, B. Yang, Dureseti Chidambarrao, R. Pal, Keith H. Tabakman, Seong-Dong Kim, Dominic J. Schepis, Z. Luo, Effendi Leobandung, Brian J. Greene, S.H. Ku, Paul D. Agnello, X. Wang, Q. Liang, Andrew Waite, L. Black, Scott Luning, Chun-Yung Sung, Gregory G. Freeman, Y. Wang, K. Nummy, H.V. Meer, Philip A. Fisher, Edward P. Maciejewski, X. Chen, D.-G. Park, Judson R. Holt
Publikováno v:
2007 IEEE International Electron Devices Meeting.
This paper presents for the first time (110) PMOS characteristics without Rext degradation, allowing investigation of fundamental mobility and demonstration of drive current Ion in excess of 1mA/mum at Ioff =100 nA/μm.
Autor:
P. Agnello, T. Ivers, C. Warm, R. Wise, R. Wachnik, D. Schepis, S. Sankaran, J. Norum, S. Luning, Y. Li, M. Khare, A. Grill, D. Edelstein, X. Chen, D. Brown, R. Augur, S. Wu, J. Yu, R.C. Wong, J. Werking, D. Wehella-Gamage, A. Vayshenker, H. Van Meer, R. Van Den Nieuwenhuizen, C. Tian, K. Tabakman, C.Y. Sung, T. Standaert, A. Simon, J. Sim, C. Sheraw, D. Restaino, W. Rausch, R. Pal, C. Prindle, X. Ouyang, C. Ouyang, V. Ontalus, K. Nummy, D. Nielsen, L. Nicholson, A. McKnight, N. Lustig, X. Liu, M.H. Lee, D. Lea, G. Larosa, W. Landers, B. Kim, M. Kelling, S.-J. Jeng, J. Holt, M. Hargrove, S. Grunow, S. Greco, S. Gates, A. Frye, P. Fisher, A. Domenicucci, C. Dimitrakopoulos, G. Costrini, A. Chou, J. Cheng, S. Butt, L. Black, M. Belyansky, I. Ahsan, T. Adam, A. Gabor, C.-H.J. Wu, D. Yang, M. Crouse, C. Robinson, D. Corliss, C. Fonseca, J. Johnson, M. Weybright, A. Waite, H.M. Nayfeh, K. Onishi, S. Narasimha
Publikováno v:
2006 International Electron Devices Meeting.
We present a 45-nm SOI CMOS technology that features: i) aggressive ground-rule (GR) scaling enabled by 1.2NA/193nm immersion lithography, ii) high-performance FET response enabled by the integration of multiple advanced strain and activation techniq