Zobrazeno 1 - 10
of 15
pro vyhledávání: '"Joerg Winkler"'
Autor:
Enrico Franzke, Christian Linke, Dominik Lorenz, Hennrik Schmidt, Joerg Winkler, Harald Koestenbauer
Publikováno v:
SID Symposium Digest of Technical Papers. 52:582-585
Autor:
Harald Koestenbauer, Enrico Franzke, Joerg Winkler, Hennrik Schmidt, Christian Linke, Dominik Lorenz
Publikováno v:
SID Symposium Digest of Technical Papers. 52:170-174
Autor:
Hendrik Hotz, Hennrik Schmidt, Dominik Lorenz, Thomas Scherer, Christian Linke, Harald Koestenbauer, Joerg Winkler
Publikováno v:
SID Symposium Digest of Technical Papers. 53:432-433
Autor:
Harald Köstenbauer, Chengyuan Dong, Ying Zhang, Dominik Lorenz, Joerg Winkler, Hennrik Schmidt, Christian Linke
Publikováno v:
SID Symposium Digest of Technical Papers. 51:200-203
Autor:
Enrico Franzke, Christian Linke, Judith Koestenbauer, Joerg Winkler, Hennrik Schmidt, Harald Koestenbauer
Publikováno v:
SID Symposium Digest of Technical Papers. 49:225-229
Autor:
Zhigang Song, Tarl Gordon, Teng-Yin Lin, Kan Zhang, Neerja Bawaskar, Steve Crown, Yandong Liu, Martin O'tool, Kannan Sekar, Toni Laaksonen, Daniel Greenslit, Mark Lagus, Ishtiaq Ahsan, Bill Evans, Joerg Winkler, Shahrukh Khan, DK Sohn, Frank Barth, John Masnik
Publikováno v:
2019 30th Annual SEMI Advanced Semiconductor Manufacturing Conference (ASMC).
Functional logic test structures with ATPG blocks and scan chains have been the traditional inline logic learning vehicle for technology learning and development. However, these test structures often need processing of wafers up to a higher BEOL proc
Autor:
Mahbub Rashed, Joerg Winkler, Frank Barth, Ram Prasad Gopannagari, Shibly S. Ahmed, Navneet Jain, Atul Kumar Kashyap, Thomas Herrmann, Siddiqi Arif A, James Blatchford, Sushama Davar, Anurag Mittal, Juhan Kim, Jeff Kim, Jens Pika, Michael Zier, Sravan Kumar Tekuru, Siva Krisha Potta, Jamie Schaeffer, Sunil Machha
Publikováno v:
2018 IEEE 2nd Electron Devices Technology and Manufacturing Conference (EDTM).
A highly optimized 22FDSOI Logic Architecture for Power, Performance, Area (PPA) and cost is presented in this paper. Unique features of FDSOI technology including channel strain based PFET transistor performance enhancement are further advanced with
Publikováno v:
SID Symposium Digest of Technical Papers. 50:279-279
Publikováno v:
SID Symposium Digest of Technical Papers. 46:1741-1743
Publikováno v:
Society of Vacuum Coaters 58th (2015) Annual Technical Conference Proceedings.