Výsledky vyhledávání - "Jagadish Dasarahalli Narasimaiah"

An Optimized Crossover Framework for Social Media Sentiment Analysis

Autor: Surender Singh Samant, Vijay Singh, Arun Chauhan, Jagadish Dasarahalli Narasimaiah

Publikováno v: Cybernetics and Systems. :1-29

Externí odkaz: https://explore.openaire.eu/search/publication?articleId=doi_________::d48fd27ad2029f69a6569c8c966dfa31
https://doi.org/10.1080/01969722.2022.2146849

Zobrazit plný text záznamu

14.5 fJ/conversion‐step 9‐bit 100‐kS/s non‐binary weighted dual capacitor array based area and energy efficient SAR ADC in 90 nm CMOS

Autor: Jagadish Dasarahalli Narasimaiah, Mujoor Shankaranarayana Bhat

Publikováno v: IET Circuits, Devices & Systems. 12:671-680

In this work, design technique and analysis of low-energy consumption successive approximation register (SAR) analogue-to-digital converter (ADC) is presented. A dual capacitor array (CA) generates a digital-to-analogue reference voltage with increas

Externí odkaz: https://explore.openaire.eu/search/publication?articleId=doi_________::6b093887181d6a3019aa85510a379397
https://doi.org/10.1049/iet-cds.2018.5067

Zobrazit plný text záznamu

11.39 fJ/conversion‐step 780 kS/s 8 bit switched capacitor‐based area and energy‐efficient successive approximation register ADC in 90 nm complementary metal–oxide–semiconductor

Autor: Laxminidhi Tonse, Mujoor Sankaranarayana Bhat, Jagadish Dasarahalli Narasimaiah

Publikováno v: IET Circuits, Devices & Systems. 12:249-255

In this study, a design technique for low-energy consumption and area-efficient successive approximation register analogue-to-digital converter (ADC) is presented. Digital-to-analogue conversion equivalent voltage is acquired utilising passive sharin

Externí odkaz: https://explore.openaire.eu/search/publication?articleId=doi_________::d5be90c5008210cd3bcaf2fe5654464d
https://doi.org/10.1049/iet-cds.2017.0029

Zobrazit plný text záznamu

Vyhledávací nástroje:

Upřesnit hledání