Zobrazeno 1 - 10
of 35
pro vyhledávání: '"J. Otterstedt"'
Akademický článek
Tento výsledek nelze pro nepřihlášené uživatele zobrazit.
K zobrazení výsledku je třeba se přihlásit.
K zobrazení výsledku je třeba se přihlásit.
Publikováno v:
IEEE Transactions on Very Large Scale Integration (VLSI) Systems. 6:284-291
The architecture and implementation of a programmable video signal processor dedicated as building block of a multiple instruction multiple data (MIMD)-based bus-connected multiprocessor system is presented. This system can either be constructed from
Autor:
R. Allinger, K. Hofmann, Christian Peters, Mihail Jefremow, Doris Schmitt-Landsiedel, O. Bahlous, W. Allers, J. Otterstedt, S. Kassenetter, Thomas Kern
Publikováno v:
ISSCC
Spin-torque-transfer (STT) MRAM is a promising candidate for embedded non-volatile memory in next generation microcontrollers, because of superior endurance, low process costs and logic supply voltage operation. Two major drawbacks of STT-MRAM techno
Publikováno v:
IEEE Transactions on Components, Packaging, and Manufacturing Technology: Part C. 19:105-109
A 16.6 cm/sup 2/ monolithic large-area integrated multiprocessor system comprising nine identical programmable video signal processing elements was reconfigured by excimer laser-formed connections and discontinuities of conductor lines in a redundant
Akademický článek
Tento výsledek nelze pro nepřihlášené uživatele zobrazit.
K zobrazení výsledku je třeba se přihlásit.
K zobrazení výsledku je třeba se přihlásit.
Publikováno v:
[1992] Proceedings International Conference on Wafer Scale Integration.
A defect-tolerant large area integrated circuit 16 cm/sup 2/ in size was implemented. It contains the test and configuration frame for a MIMD (multiple instruction, multiple data) multiprocessor architecture for video signal processing. The emphasis
Publikováno v:
1996 Proceedings. Eighth Annual IEEE International Conference on Innovative Systems in Silicon.
In this paper, an efficient method for self-test and self-reconfiguration for a word-oriented single-port static RAM is presented. First, a suitable test algorithm is chosen and implemented as a built-in self-test (BIST) with low area overhead. Furth
Publikováno v:
1996 Proceedings. Eighth Annual IEEE International Conference on Innovative Systems in Silicon.
A 16.6 cm/sup 2/ monolithic large area integrated multiprocessor system comprising 9 identical programmable video signal processing elements was reconfigured by excimer laser formed connections and discontinuities of conductor lines in a redundant bu
Publikováno v:
1996 Proceedings. Eighth Annual IEEE International Conference on Innovative Systems in Silicon.
In this paper we introduce a large area integrated circuit (LAIC) called MAXPE9 which integrates 9 programmable video signal processing elements (PEs) on an area of 16.6 cm/sup 2/. Each PE has a peak arithmetic performance of 1 giga operations per se
Publikováno v:
1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.
The 16.6 cm/sup 2/ integrated circuit (LAIC) integrates a MIMD based multiprocessor system for real-time video coding applications (H.261, MPEG-1 and MPEG-2) that consists of identical bus-connected processing elements (PEs). Each PE contains a RISC