Zobrazeno 1 - 10
of 117
pro vyhledávání: '"I. Pénzes"'
Akademický článek
Tento výsledek nelze pro nepřihlášené uživatele zobrazit.
K zobrazení výsledku je třeba se přihlásit.
K zobrazení výsledku je třeba se přihlásit.
Publikováno v:
Journal of Molecular Structure: THEOCHEM. 503:113-129
The newly developed Hologram QSAR (HQSAR) method was employed to find a quantitative relationship between recovery time and molecular structures for class I antiarrhythmics. We also developed a pharmacophore model by using the DIStance COmparison (DI
Publikováno v:
Experientia. 51:976-979
Intracellular calcium concentration is a sensitive marker of the homeostasis of living cells, and its increase is an essential step of T lymphocyte activation. Changes in the environment provoke an adaptive stress-response of the organism. In our pre
Publikováno v:
Annals of the New York Academy of Sciences. 717:129-136
Publikováno v:
Timing Issues in the Specification and Synthesis of Digital Systems
This paper studies the problem of transistor sizing of CMOS circuits optimized for energy-delay efficiency, i.e., for optimal Etn where E is the energy consumption and t is the delay of the circuit, while n is a fixed positive optimization index that
Externí odkaz:
https://explore.openaire.eu/search/publication?articleId=doi_dedup___::a0fbe3a9398d6ee6772647ce7f566cc7
https://doi.org/10.21236/ada437313
https://doi.org/10.21236/ada437313
Autor:
Andrea Tura, E. Ou, J.T. Tong, Papadantonakis Karl S, Paul I. Pénzes, Jim Pugh, Jonathan Chang, Catherine G. Wong, Alain J. Martin, K.S. Ko, Benjamin N. Lee, P. Prakash, Mika Nyström, Eino-Ville Talvala
Publikováno v:
ASYNC
We describe the Lutonium, an asynchronous 8051 microcontroller designed for low Et/sup 2/. In 0.18 /spl mu/m CMOS, at nominal 1.8 V, we expect a performance of 0.5 nJ per instruction at 200 MIPS. At 0.5 V, we expect 4 MIPS and 40 pJ/instruction, corr
Autor:
Tak Kwan Lee, Paul I. Pénzes, Andrew M. Lines, Alain J. Martin, R. Southworth, Uri Cummings, Rajit Manohar, Mika Nyström
Publikováno v:
ARVLSI
The design of an asynchronous clone of a MIPS R3000 microprocessor is presented. In 0.6 /spl mu/m CMOS, we expect performance close to 280 MIPS, for a power consumption of 7 W. The paper describes the structure of a high-performance asynchronous pipe
Autor:
Alain J. Martin, Paul I. Pénzes
Publikováno v:
ACM Great Lakes Symposium on VLSI
In this paper we introduce an energy-delay efficiency metric that captures any trade-off between the energy and the delay of the computation.We apply this new concept to the parallel and sequential composition of circuits in general and in particular
Publikováno v:
Power Aware Computing ISBN: 9781441933829
We investigate an efficiency metric for VLSI computation that includes energy. E, and time, t, in the form Et2. We apply the metric to CMOS circuits operating outside velocity saturation when energy and delay can be exchanged by adjusting the supply
Externí odkaz:
https://explore.openaire.eu/search/publication?articleId=doi_________::e30eac05569afd18fd6fdbbcf53cfd9a
https://doi.org/10.1007/978-1-4757-6217-4_15
https://doi.org/10.1007/978-1-4757-6217-4_15