Zobrazeno 1 - 10
of 98
pro vyhledávání: '"I. Deligoz"'
Akademický článek
Tento výsledek nelze pro nepřihlášené uživatele zobrazit.
K zobrazení výsledku je třeba se přihlásit.
K zobrazení výsledku je třeba se přihlásit.
Akademický článek
Tento výsledek nelze pro nepřihlášené uživatele zobrazit.
K zobrazení výsledku je třeba se přihlásit.
K zobrazení výsledku je třeba se přihlásit.
Autor:
Sayfe Kiaei, S.R. Naqvi, Tino Copani, Sang-Soo Je, I. Deligoz, Junseok Chae, Bertan Bakkaloglu
Publikováno v:
IEEE Transactions on Biomedical Circuits and Systems. 5:201-213
A dual-channel directional digital hearing aid front end using microelectromechanical-systems microphones, and an adaptive-power analog processing signal chain are presented. The analog front end consists of a double differential amplifier-based capa
Externí odkaz:
https://explore.openaire.eu/search/publication?articleId=doi_dedup___::9b27c2bdddba40b8ecbb062496564af5
https://doi.org/10.1109/tbcas.2010.2079329
https://doi.org/10.1109/tbcas.2010.2079329
Publikováno v:
IEEE Transactions on Microwave Theory and Techniques. 55:845-856
Two integrated polar supply-modulated class E and F power amplifiers (PAs) in 0.18-mum SiGe BiCMOS process are presented. The amplifiers are used to transmit GSM-EDGE signals with an envelope dynamic range of 11 dB and a frequency range of 880-915 MH
Externí odkaz:
https://explore.openaire.eu/search/publication?articleId=doi_________::305c0d22223f381693c7744520f03dbd
https://doi.org/10.1109/tmtt.2007.895407
https://doi.org/10.1109/tmtt.2007.895407
Akademický článek
Tento výsledek nelze pro nepřihlášené uživatele zobrazit.
K zobrazení výsledku je třeba se přihlásit.
K zobrazení výsledku je třeba se přihlásit.
Publikováno v:
SoCC
In this paper we present a calibration scheme for calibrating the 2nd order harmonic distortion of feedback DAC used in a 4th order CT-ΣΔ. This scheme was implemented in a 0.25um CMOS process with a supply voltage of 1.2V, the 4th order CT-ΣΔ was
Externí odkaz:
https://explore.openaire.eu/search/publication?articleId=doi_________::bb93844a7f7f1991504b869598c165ee
https://doi.org/10.1109/socc.2011.6085129
https://doi.org/10.1109/socc.2011.6085129
Autor:
Kailash Chandrashekar, H. Karaki, Sayfe Kiaei, Bertan Bakkaloglu, A. Jain, Hoon Hee Chung, Tino Copani, Bert Vermeire, Jennifer Kitchen, Sushmit Goswami, Hugh J. Barnaby, I. Deligoz
Publikováno v:
CICC
A monolithic pulsed time-of-flight measurement system is presented in this paper. The circuit consists of an optical receiver front-end and time-to-digital converter. Received pulse amplitude detectors are also included to correct measurement for wal
Externí odkaz:
https://explore.openaire.eu/search/publication?articleId=doi_________::76f2f778b2d8ca530c2437118a80b12a
https://doi.org/10.1109/cicc.2008.4672096
https://doi.org/10.1109/cicc.2008.4672096
Publikováno v:
ISSCC
A combined linear and Δ-modulated switched-mode PA supply modulator for polar transmitters is designed in a 0.25μm CMOS process. The modulator follows the input envelope and achieves 20dB output DR, a maximum efficiency of 75.5%, and 75dB SNDR for
Externí odkaz:
https://explore.openaire.eu/search/publication?articleId=doi_________::b47b003a728fc3706157c844714112ea
https://doi.org/10.1109/isscc.2007.373598
https://doi.org/10.1109/isscc.2007.373598
Publikováno v:
IEEE Radio Frequency Integrated Circuits (RFIC) Symposium, 2006.
Two fully-integrated linearized polar modulated class E and F power amplifiers (PA) with switch-mode supply modulation are presented. The PAs are implemented in a 0.18/spl mu/m SiGe BiCMOS process and can be used to transmit varying envelope RF signa
Externí odkaz:
https://explore.openaire.eu/search/publication?articleId=doi_________::377ecb5e8d1d9f71aa13f605d54a9fef
https://doi.org/10.1109/rfic.2006.1651182
https://doi.org/10.1109/rfic.2006.1651182
Publikováno v:
IEEE Radio Frequency Integrated Circuits (RFIC) Symposium, 2003.
Mobile communication systems require highly efficient, linear, and integrated power amplifiers. This paper reports the results of a monolithic envelope following system implemented in a 0.18 /spl mu/m SiGe BiCMOS process technology. The monolithic en
Externí odkaz:
https://explore.openaire.eu/search/publication?articleId=doi_dedup___::3eb2e74fda29efe5e27d7647b6ca9443
https://doi.org/10.1109/rfic.2003.1214019
https://doi.org/10.1109/rfic.2003.1214019