Zobrazeno 1 - 10
of 13
pro vyhledávání: '"Hoosung Cho"'
Autor:
Hoosung Cho, Doo-gon Kim, Ki-Tae Park, Yeong-Taek Lee, Hansoo Kim, Soon-Moon Jung, Jae-Hoon Jang, Soonwook Hwang, Myounggon Kang, Youngwook Jeong, Yong-Il Seo, Chang-Hyun Kim
Publikováno v:
IEEE Journal of Solid-State Circuits. 44:208-216
A 3-dimensional double stacked 4 gigabit multilevel cell NAND flash memory device with shared bitline structure have successfully developed. The device is fabricated by 45 nm floating-gate CMOS and single-crystal Si layer stacking technologies. To su
Autor:
Kitae Park, Myounggon Kang, Yeong-Taek Lee, Han-soo Kim, Hoosung Cho, Youngwook Jeong, Soonwook Hwang, Yong-ll Seo, Jae-Hoon Jang, Won-Seong Lee, Chang-Hyun Kim, Doo-gon Kim, Soon-Moon Jung
Publikováno v:
ISSCC
Recently, 3-dimensional (3D) memories have regained attention as a potential future memory solution featuring low cost, high density and high performance. We present a 3D double stacked 4Gb MLC NAND flash memory device with shared bitline structure,
Autor:
Jong-Hyuk Kim, Soon-Moon Jung, Young-Seop Rah, Wonseok Cho, Kinam Kim, Jae-Hun Jeong, Kyoung-Hon Kim, Hoosung Cho, Yang-Soo Son, Jun-Beom Park, Jae-Hoon Jang, Min-Sung Song, Young-Chul Chang, Jin-Soo Lim
Publikováno v:
2006 International Electron Devices Meeting.
For the first time, the 3 dimensionally stacked NAND Flash memory, is developed by implementing S3 (Single-crystal Si layer Stacking ) technology, which was used to develop S3 SRAM previously. The NAND cell arrays are formed on the ILD as well as on
Autor:
C.Y. Chang, Wonsuk Cho, Tae-Hong Ha, Bonghyun Choi, Kinam Kim, Hoon Lim, Jai-kyun Park, Soon-Moon Jung, Hoosung Cho, Jae-Hun Jeong, Han-Byung Park, Byoungkeun Son, Young-Seop Rah
Publikováno v:
Proceedings of 35th European Solid-State Device Research Conference, 2005. ESSDERC 2005..
For the first time, the 65nm high performance transistor technology and the highly compacted double stacked S/sup 3/ SRAM cell with a size of 25F/sup 2/, and 0.16/spl mu/m/sup 2/ has been combined for providing the high density and high density solut
Autor:
C.Y. Chang, Bonghyun Choi, Hoosung Cho, Hoon Lim, Han-Byung Park, Byoungkeun Son, Jongho Yun, Wonsuk Cho, Tae-Hong Ha, Seung-Chul Lee, Young-Seop Rah, Jae-Hun Jeong, Jae-Hoon Jang, Kinam Kim, Jai-kyun Park, Soon-Moon Jung
Publikováno v:
Digest of Technical Papers. 2005 Symposium on VLSI Technology, 2005..
In order to meet the great demands for higher density SRAM in all area of SRAM applications, the 25F/sup 2/S/sup 3/ (stacked single-crystal Si ) SRAM cell, which is a truly 3-dimensional device by stacking the load PMOS and the pass NMOS Tr. on the p
Autor:
Jae-Hoon Jang, Byung-Il Ryu, Hoosung Cho, Sung-Jin Kim, Kinam Kim, Jonghoon Na, Bonghyun Choi, Chadong Yeo, Yongha Kang, Dae-Gi Bae, Young-Chul Chang, Kun-Ho Kwak, Soon-Moon Jung, Jae-Hun Jeong, Hoon Lim, Jong-Hyuk Kim, Wonseok Cho
Publikováno v:
IEDM Technical Digest. IEEE International Electron Devices Meeting, 2004..
For the first time, the highest density SRAM, such as 512M bit SRAM, is developed by implementing the smallest 25F/sup 2/S/sup 3/ SRAM cell technology, whose cell size is 0.16/spl mu/m/sup 2/, and area saving peripheral SSTFT (stacked single-crystal
Autor:
Wonseok Cho, Kinam Kim, Jong-Hyuk Kim, Jae Hoon Jeong, Bonghyun Choi, Joo Young Kim, Jae-Joo Shim, Sunghyun Kwon, Soon-Moon Jung, Kun-Ho Kwak, Hoon Lim, Hoosung Cho, Changmin Hong, Jin-Ho Kim
Publikováno v:
Extended Abstracts of the 2005 International Conference on Solid State Devices and Materials.
Autor:
Hoosung Cho, Byoungkeun Son, Wonseok Cho, Hoon Lim, Jae-Hun Jeong, Sug-Woo Jung, Soon-Moon Jung, Kinam Kim, Han-Byung Park, Hatae Hong, Young-Chul Jang
Publikováno v:
IEEE International Electron Devices Meeting 2003.
The smallest SRAM cell, 0.46 um/sup 2/, is realized by a single pitch cell layout, gate poly trim mask technique, 80 nm contact holes formed by polymer attaching process, and a 193 nm ArF lithography process. The MIM (metal-insulator-metal) node capa
A 45nm 4Gb 3-Dimensional Double-Stacked Multi-Level NAND Flash Memory with Shared Bitline Structure.
Autor:
Ki-Tae Park, Doogon Kim, Soonwook Hwang, Myounggon Kang, Hoosung Cho, Youngwook Jeong, Yong-ll Seo, Jaehoon Jang, Han-Soo Kim, Soon-Moon Jung, Yeong-Taek Lee, Changhyun Kim, Won-Seong Lee
Publikováno v:
2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers; 2008, p510-632, 123p
Autor:
Hoon Lim, Soon-Moon Jung, Youngseop Rah, Taehong Ha, Hanbyung Park, Chulsoon Chang, Wonsuk Cho, Jaikyun Park, Byoungkeun Son, Jaehun Jeong, Hoosung Cho, Bonghyun Choi, Kinam Kim
Publikováno v:
Proceedings of 35th European Solid-State Device Research Conference, 2005 (ESSDERC 2005); 2005, p549-552, 4p