Výsledky vyhledávání - "Hideyuki Ichihara"

A Design of Reliable Linear FSMs with Equivalent States in Stochastic Computing

Autor: Hideyuki Ichihara, Takayuki Fukuda, Tomoo Inoue

Publikováno v: DFT

Stochastic computing (SC) has attractive characteristics such as smaller area and lower power than deterministic (or general binary) computing. A SC circuit design scheme based on linear finite state machines (linear FSMs) has been proposed for reali

Externí odkaz: https://explore.openaire.eu/search/publication?articleId=doi_________::582e829c51383aa8a6f4a9e54b5342f8
https://doi.org/10.1109/dft52944.2021.9568312

Zobrazit plný text záznamu

Compact and accurate digital filters based on stochastic computing

Autor: Tatsuyoshi Sugino, Shota Ishii, Tomoo Inoue, Tsuyoshi Iwagaki, Hideyuki Ichihara

Publikováno v: IEEE Transactions on Emerging Topics in Computing. 7:31-43

Stochastic computing (SC), which is an approximate computation with probabilities, has attracted attention as an alternative to deterministic computing. In this paper, we discuss a design method for compact and accurate digital filters based on SC. S

Externí odkaz: https://explore.openaire.eu/search/publication?articleId=doi_________::59c75fa5830ab91a766491ed0bc40282
https://doi.org/10.1109/tetc.2016.2608825

Zobrazit plný text záznamu

State Encoding with Stochastic Numbers for Transient Fault Tolerant Linear Finite State Machines

Autor: Hideyuki Ichihara, Tomoo Inoue, Tsuyoshi Iwagaki, Yuki Maeda

Publikováno v: DFT

Stochastic computing (SC) has attractive characteristics, compared with deterministic (or general binary) computing, such as smaller area of the implemented circuits, higher fault tolerance and so on. This study focuses on the transient fault toleran

Externí odkaz: https://explore.openaire.eu/search/publication?articleId=doi_________::55cb415efa4ddd692786b92985ccc04d
https://doi.org/10.1109/dft.2019.8875383

Zobrazit plný text záznamu

An Empirical Approach to RTL Scan Path Design Focusing on Structural Interpretation in Logic Synthesis

Autor: Sho Yuasa, Tomoo Inoue, Hideyuki Ichihara, Tsuyoshi Iwagaki

Publikováno v: ITC-Asia

Register-transfer level (RTL) scan design aims at optimizing the scan logic as well as the original logic during logic synthesis by modifying a given RTL description to make every register scannable. The modified RTL description, however, is not uniq

Externí odkaz: https://explore.openaire.eu/search/publication?articleId=doi_________::95e4b02d74a1263cc444bc738e6ca8b0
https://doi.org/10.1109/itc-asia.2019.00023

Zobrazit plný text záznamu

State assignment for fault tolerant stochastic computing with linear finite state machines

Autor: Tomoo Inoue, Motoi Fukuda, Tsuyoshi Iwagaki, Hideyuki Ichihara

Publikováno v: ITC-Asia

Stochastic computing (SC), which is an approximate computation with probabilities, has attracted attention owing to its small area, small power consumption and high fault tolerance. In this paper, we focus on the fault tolerance of SC with linear fin

Externí odkaz: https://explore.openaire.eu/search/publication?articleId=doi_________::82254b962a6701934ae37decd20b37e1
https://doi.org/10.1109/itc-asia.2017.8097133

Zobrazit plný text záznamu

Hybrid Test Application in Partial Skewed-Load Scan Design

Autor: Tomoo Inoue, Hideyuki Ichihara, Yuki Yoshikawa, Tomomi Nuwa

Publikováno v: IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences. :2571-2578

In this paper, we propose a hybrid test application in partial skewed-load (PSL) scan design. The PSL scan design in which some flip-flops (FFs) are controlled as skewed-load FFs and the others are controlled as broad-side FFs was proposed in [1]. We

Externí odkaz: https://explore.openaire.eu/search/publication?articleId=doi_________::7503fd798f499c942b898b3b0951ca2b
https://doi.org/10.1587/transfun.e94.a.2571

Zobrazit plný text záznamu

Design and Optimization of Transparency-Based TAM for SoC Test

Autor: Tomokazu Yoneda, Hideyuki Ichihara, Akiko Shuto, Hideo Fujiwara, Tomoo Inoue

Publikováno v: IEICE Transactions on Information and Systems. :1549-1559

We present a graph model and an ILP model for TAM design for transparency-based SoC testing. The proposed method is an extension of a previous work proposed by Chakrabarty with respect to the following three points: (1) constraint relaxation by consi

Externí odkaz: https://explore.openaire.eu/search/publication?articleId=doi_________::b91de404d0652654c14f511f8a2fa9c4
https://doi.org/10.1587/transinf.e93.d.1549

Zobrazit plný text záznamu

Vyhledávací nástroje:

Upřesnit hledání