Field programmable compressor trees: Acceleration of multi-input addition on FPGAs

Autor: Cevrero, A., Athanasopoulos, Panagiotis, Parandeh-Afshar, Hadi, Verma, A. K., Niaki, H. S. A., Nicopoulos, Chrysostomos A., Gurkaynak, F. K., Brisk, P., Leblebici, Y., Ienne, P.

Publikováno v: ACM Transactions on Reconfigurable Technology and Systems
ACM Trans.Reconfigurable Technol.Syst.

Multi-input addition occurs in a variety of arithmetically intensive signal processing applications. The DSP blocks embedded in high-performance FPGAs perform fixed bitwidth parallel multiplication and Multiply-ACcumulate (MAC) operations. In theory,

Externí odkaz: https://explore.openaire.eu/search/publication?articleId=doi_dedup___::b8e6018fac5e8d8b8f177591f31f6975
http://gnosis.library.ucy.ac.cy/handle/7/42963

Tento výsledek nelze pro nepřihlášené uživatele zobrazit.
K zobrazení výsledku je třeba se přihlásit.

A modular and scalable architecture for the realization of high-speed programmable rank-order filters using threshold logic

Autor: Hatirnaz, I., Gurkaynak, F. K., Leblebici, Y.

We present a new scalable architecture for the realization of fully programmable rank order filters (ROF). Capacitive Threshold Logic (CTL) gates are utilized for the implementation of the multi-input programmable majority (voting) functions required

Externí odkaz: https://explore.openaire.eu/search/publication?articleId=od_______185::479a96d0d16000895b51d78308b669cd
https://infoscience.epfl.ch/record/53630

Design Space Exploration for Field Programmable Compressor Trees

Autor: Niaki, S. H. A., Cevrero, A., Brisk, P., Nicopoulos, Chrysostomos A., Gurkaynak, F. K., Leblebici, Y., Lenne, P.

Publikováno v: Embedded Systems Week 2008-Proceedings of the 2008 International Conference on Compilers, Architecture and Synthesis for Embedded Systems, CASES'08
CASES

The Field Programmable Compressor Tree (FPCT) is a programmable compressor tree (e.g., a Wallace or Dadda Tree) intended for integration in an FPGA or other reconfigurable device. This paper presents a design space exploration (DSE) method that can b

Externí odkaz: https://explore.openaire.eu/search/publication?articleId=doi_dedup___::e0a383de02a5807a8937cd4d6e642f09
https://infoscience.epfl.ch/record/129027

A modular pipelined macro-block for high-speed digital filtering applications

Autor: Gurkaynak, F. K., Leblebici, Y.

Externí odkaz: https://explore.openaire.eu/search/publication?articleId=od_______185::1aa9d72d62d31bf61996fb0bb4ec0633
https://infoscience.epfl.ch/record/53627