Výsledky vyhledávání - "G. di Pendina"

Akademický článek

Real-Time Switching Dynamics in STT-MRAM

Autor: N. Yazigy, J. Postel-Pellerin, V. Della Marca, K. Terziyan, R. C. Sousa, P. Canet, G. Di Pendina

Publikováno v: IEEE Journal of the Electron Devices Society, Vol 10, Pp 490-494 (2022)

In this paper a new experimental technique for measuring the switching dynamics and extracting the energy consumption of Spin Transfer Torque MRAM (STT-MRAM) device is presented. This technique is performed by a real-time current reading while a puls

Externí odkaz: https://doaj.org/article/04281e7c61fa487eac36e55cc560045b

Zobrazit plný text záznamu

Akademický článek

Tento výsledek nelze pro nepřihlášené uživatele zobrazit.
K zobrazení výsledku je třeba se přihlásit.

A universal spintronic technology based on Multifunctional Standardized Stack

Autor: Mehdi B. Tahoori, Guillaume Patrigeon, Guillaume Prenat, Lionel Torres, Rajendra Bishnoi, G. Di Pendina, Sophiane Senni, Pascal Benoit, Sarath Mohanachandran Nair

Publikováno v: 2020 Design, Automation & Test in Europe Conference & Exhibition (DATE)
DATE 2020-23rd Design, Automation and Test in Europe Conference and Exhibition
DATE 2020-23rd Design, Automation and Test in Europe Conference and Exhibition, Mar 2020, Grenoble, France. pp.394-399, ⟨10.23919/DATE48585.2020.9116321⟩
DATE

International audience; The goal of the GREAT RIA project is to cointegrate multiple functions like sensors ("Sensing"), RF emitters or receivers ("Communicating") and logic/memory ("Processing/Storing") together within CMOS technology by adapting th

Externí odkaz: https://explore.openaire.eu/search/publication?articleId=doi_dedup___::1e2d69e280c4eeb67ddc3a8e3ff3f170
https://hal.science/hal-03753403

Zobrazit plný text záznamu

A multifunctional standardized magnetic tunnel junction stack embedding sensor, memory and oscillator functionality

Autor: B. Dieny, Laurent Vila, Nathalie Lamard, G. Di Pendina, Guillaume Prenat, Ursula Ebels, Ioan Lucian Prejbeanu, Y. Bel, A. Chavent, J. Wrona, L Tillie, V. Iurchuk, Ricardo C. Sousa, Jürgen Langer

Publikováno v: Journal of Magnetism and Magnetic Materials
Journal of Magnetism and Magnetic Materials, Elsevier, 2020, 505, pp.166647. ⟨10.1016/j.jmmm.2020.166647⟩
Journal of Magnetism and Magnetic Materials, 2020, 505, pp.166647. ⟨10.1016/j.jmmm.2020.166647⟩

International audience; The objective of this study is to co-integrate multiple digital and analog functions together within CMOS by developing a universal magnetic tunneling junction stack (MTJ) capable of realizing logic, memory, and analog functio

Externí odkaz: https://explore.openaire.eu/search/publication?articleId=doi_dedup___::5344472b5d481404d07286056327e196
https://hal.archives-ouvertes.fr/hal-03111526

Zobrazit plný text záznamu

Magnetic Random Access Memories (MRAM) beyond Information Storage

Autor: Guillaume Prenat, A. Chavent, V. Iurchuk, Jürgen Langer, B. Dleny, J. Wrona, Ursula Ebels, G. Di Pendina, Ricardo C. Sousa, Ioan Lucian Prejbeanu, Laurent Vila

Publikováno v: 2020 IEEE Symposium on VLSI Technology
2020 IEEE Symposium on VLSI Technology, Jun 2020, Honolulu, United States. ⟨10.1109/VLSITechnology18217.2020.9265053⟩

Magnetic random access memory (MRAM) is now available as embedded memory from major CMOS foundries. In this study, we demonstrated that slightly modified magnetic tunnel junctions than those used in conventional STT -MRAM can be used for multifunctio

Externí odkaz: https://explore.openaire.eu/search/publication?articleId=doi_dedup___::75bcb18046fb5fa0ef865d43f00ec9c1

Zobrazit plný text záznamu

Light-Weight Cipher Based on Hybrid CMOS/STT-MRAM: Power/Area Analysis

Autor: R. Wacquez, B. Dieny, G. Di Pendina, M. Kharbouche-Harrari, D. Aboulkassimi, J-M. Portal, Jérémy Postel-Pellerin

Publikováno v: ISCAS
2019 IEEE International Symposium on Circuits and Systems (ISCAS)
2019 IEEE International Symposium on Circuits and Systems (ISCAS), May 2019, Sapporo, Japan. pp.1-5, ⟨10.1109/ISCAS.2019.8702734⟩

International audience; Internet of Things (IoT) applications deployment relies on low-power circuits. Nowadays, on top of power consumption, security concern has become a real issue. LightWeight Cryptography (LWC) has been developed to answer this c

Externí odkaz: https://explore.openaire.eu/search/publication?articleId=doi_dedup___::a46a83e0dcbd24622d94184fc67a8244
https://doi.org/10.1109/iscas.2019.8702734

Zobrazit plný text záznamu

Akademický článek

Tento výsledek nelze pro nepřihlášené uživatele zobrazit.
K zobrazení výsledku je třeba se přihlásit.

MRAM: from STT to SOT, for security and memory

Autor: Rana Alhalabi, G. Di Pendina, R. Wacquez, D. Aboulkassimi, Jérémy Postel-Pellerin, Guillaume Prenat, M. Kharbouche-Harrari, Ioan Lucian Prejbeanu, Etienne Nowak

Publikováno v: XXXIII CONFERENCE ON DESIGN OF CIRCUITS AND INTEGRATED SYSTEMS (DCIS)
XXXIII CONFERENCE ON DESIGN OF CIRCUITS AND INTEGRATED SYSTEMS (DCIS), Nov 2018, Lyon, France
HAL
DCIS

Spin Transfer Torque Magnetic Random Access Memory (STT-MRAM) is one of the leading candidates for embedded memory convergence in advanced technology nodes. It is particularly adapted to low-power applications, requiring a decent level of performance

Externí odkaz: https://explore.openaire.eu/search/publication?articleId=doi_dedup___::c1b4f6377b08ff0df510c6aa87688e22
https://hal.archives-ouvertes.fr/hal-01982788

Zobrazit plný text záznamu

Impact of a laser pulse on a STT-MRAM bitcell: security and reliability issues

Autor: J-M. Portal, D. Aboulkassimi, Ricardo C. Sousa, M. Kharbouche-Harrari, Marc Bocquet, Jérémy Postel-Pellerin, R. Delattre, G. Di Pendina, R. Wacquez

Publikováno v: 2018 IEEE 24th International Symposium on
Testing And Robust System Design (IOLTS)
Testing And Robust System Design (IOLTS), Jul 2018, Platja d'Aro, Spain. pp.243-244, ⟨10.1109/IOLTS.2018.8474088⟩
Testing And Robust System Design (IOLTS), Jul 2018, Platja d'Aro, Spain. ⟨10.1109/IOLTS.2018.8474088.⟩
IOLTS

International audience; The Spin Transfer Torque Magnetic Random Access Memory (STT-MRAM) has been identified, by the International Technology Roadmap for Semiconductors (ITRS), as one of the most promising emerging technology. Different works handle

Externí odkaz: https://explore.openaire.eu/search/publication?articleId=doi_dedup___::78a24ab54f71b9134a5105299e0050af
https://hal.science/hal-01976697

Zobrazit plný text záznamu

Using multifunctional standardized stack as universal spintronic technology for IoT

Autor: Rajendra Bishnoi, I. Firastrau, Gilles Sassatelli, A. Atitoaie, Pascal Nouet, Sarath Mohanachandran Nair, Abdoulaye Gamatié, Frédérick Mailly, Pascal Benoit, Sophiane Senni, Guillaume Prenat, Jad Mohdad, P. Vanhauwaert, Kotb Jabeur, Lionel Torres, Mehdi B. Tahoori, Frederic Ouattara, G. Di Pendina

Publikováno v: 21st Design, Automation & Test in Europe Conference & Exhibition
DATE: Design, Automation and Test in Europe
DATE: Design, Automation and Test in Europe, Mar 2018, Dresden, Germany. pp.931-936, ⟨10.23919/DATE.2018.8342143⟩
DATE
2018 Design, Automation & Test in Europe Conference & Exhibition (DATE)
DATE 2018-21st Design, Automation and Test in Europe Conference and Exhibition
DATE 2018-21st Design, Automation and Test in Europe Conference and Exhibition, Mar 2018, Dresden, Germany. pp.931-936, ⟨10.23919/DATE.2018.8342143⟩

International audience; For monolithic heterogeneous integration, fast yet low-power processing and storage, and high integration density, the objective of the EU GREAT project is to co-integrate multiple digital and analog functions together within

Externí odkaz: https://explore.openaire.eu/search/publication?articleId=doi_dedup___::e26ac6b9d1d9b52ee2bf496e669af1a8
https://hal.archives-ouvertes.fr/hal-01864468

Zobrazit plný text záznamu

Vyhledávací nástroje:

Upřesnit hledání