Zobrazeno 1 - 1
of 1
pro vyhledávání: '"G V. S. Veerendra"'
Publikováno v:
International Journal of Engineering & Technology. 7:409
Now a days in designing a VLSI circuits we are coming across many problems such as high power intake, delay and large utilization of chip area in order to overcome these problems a new architectures are developed. In our project we deals with FFT com
Externí odkaz:
https://explore.openaire.eu/search/publication?articleId=doi_________::a89bc11b391ef35e7eb385bf51c520fe
https://doi.org/10.14419/ijet.v7i2.7.10755
https://doi.org/10.14419/ijet.v7i2.7.10755
