Zobrazeno 1 - 10
of 14
pro vyhledávání: '"Fumihiro Hatano"'
Publikováno v:
Transactions of the Institute of Systems, Control and Information Engineers. 16:439-450
The performance of the Cell Array's structure for the Dynamically Reconfigurable Cell-Array Processor (DRCAP), which we first proposed in 1997, in actual program execution is examined. In the DRCAP, the processing of c-language program sentences, suc
Publikováno v:
IJCNN
Examines the set of the machine instruction of the cell array processor. A programming tool is developed to describe the machine instruction easily and the usage of this processor is described. Backpropagation is used as the example of the program. B
Publikováno v:
IJCNN
We have been studying the neuro-processor that is reconfigured according to needs. We propose an architecture and examine the components of this processor. We implement this processor by using FPGAs. We design this processor by a hardware description
Publikováno v:
SPIE Proceedings.
We have been developing a parallel processor that it is possible to reconfigure hardware according to a software. Dynamic Reconfiguration means to change a kind of and a number of processing elements and connection between processing elements at real
Publikováno v:
SPIE Proceedings.
Three kinds of basic Variable Length Decoder were implemented on Dynamically Reconfigurable Cell Array Processor. Traditional method, Leading zeros method, Generated unique address method were discussed. The number of required resources for each Deco
Publikováno v:
SPIE Proceedings.
We have been developing a parallel processor that it is possible to reconfigure to realize a general-purpose computation at very high speed. Dynamic Reconfiguration means to change a kind of and a number of processing elements and connection between
Publikováno v:
SPIE Proceedings.
We have proposed and developed the Dynamically Reconfigurable Cell-Array Processor (DRCAP) that consists of functional Cell Arrays (CAs), and buses/bus-switches that provide with connections between CAs. A software simulator of the DRCAP is construct
Publikováno v:
SPIE Proceedings.
Our processor is featured by the architecture such that the configuration can be dynamically and optimally rearranged inreal-time. We have already developed the instruction sets, the emulation and debug programs for the present processor,utilizing ci
Conference
Tento výsledek nelze pro nepřihlášené uživatele zobrazit.
K zobrazení výsledku je třeba se přihlásit.
K zobrazení výsledku je třeba se přihlásit.
Conference
Tento výsledek nelze pro nepřihlášené uživatele zobrazit.
K zobrazení výsledku je třeba se přihlásit.
K zobrazení výsledku je třeba se přihlásit.