Zobrazeno 1 - 10
of 192
pro vyhledávání: '"FpgaC"'
Publikováno v:
Aerospace Technologies Advancements
This talk describes research underway in the ECE Department to develop reconfigurable computing technology for spacecraft. Today’s spacecraft, whether Earth orbiters or planetary probes, serve primarily as sensing and communicating nodes. As sensor
Externí odkaz:
https://explore.openaire.eu/search/publication?articleId=doi_dedup___::3416e7d9f4419498f36ee497287b684b
http://www.intechopen.com/articles/show/title/reconfigurable-computing-for-space
http://www.intechopen.com/articles/show/title/reconfigurable-computing-for-space
Publikováno v:
Proceedings of 2nd International Conference on Micro-Electronics, Electromagnetics and Telecommunications ISBN: 9789811042799
This paper introduces the use of watch-points in the FPGA designs that creates the debugging environment. We described some designed techniques that can be automated and modified the watch-point logics using the debugging tools like Jbits and Jroute.
Externí odkaz:
https://explore.openaire.eu/search/publication?articleId=doi_________::e437ba757b2bd10009d01ceeb01174ab
https://doi.org/10.1007/978-981-10-4280-5_69
https://doi.org/10.1007/978-981-10-4280-5_69
Publikováno v:
Lecture Notes in Computer Science ISBN: 9783319562575
Applied Reconfigurable Computing
Applied Reconfigurable Computing
Externí odkaz:
https://explore.openaire.eu/search/publication?articleId=doi_________::55bfe818d90b26505d6b5a6f30f47ec1
https://doi.org/10.1007/978-3-319-56258-2
https://doi.org/10.1007/978-3-319-56258-2
Autor:
Mahesh T. Kolte, Poonam S. Isasare
Publikováno v:
International Journal of Engineering Trends and Technology. 10:411-414
FPGAs with soft-core processors offer the opportunity for testing & implementation various trade-offs between hardware and software implementations of the functions to implement. With the Altera NIOS II the processor can be customized through the add
Autor:
Mahesh Kadam, Kishor G Sawarkar
Publikováno v:
IOSR Journal of Engineering. 4:34-43
Reconfigurable hardware is emerging as the best option for the efficient implementation of complex and computationally expensive signal processing algorithms. Reconfigurable hardware exploits the benefit of high of computational efficiency of hardwar
Publikováno v:
ICCS
Reconfigurable computing devices can increase the performance of compute intensive algorithms by implementing application specific co-processor architectures. The power cost for this performance gain is often an order of magnitude less than that of m
Publikováno v:
Electronics, Vol 17, Iss 2, Pp 110-117 (2013)
In this paper, we exemplify the use of NI Lab-VIEW FPGA as a rapid prototyping environment for digital controllers. In our power electronics laboratory, it has been successfully employed in the development, debugging, and test of different power conv
Publikováno v:
IEEE Transactions on Very Large Scale Integration (VLSI) Systems. 21:971-974
This brief presents an efficient complex event-processing framework, designed to process a large number of sequential events on field-programmable gate arrays (FPGAs). Unlike conventional structured query language based approaches, our approach featu
Publikováno v:
PDeS
In the paper we consider computational modules Saiph and Rigel designed on the base of Xilinx Virtex-6 FPGAs and a computational module 24V7-750 based on Xilinx Virtex-7 FPGAs which is now in the design phase. The computational modules are intended f
Publikováno v:
Contemporary Engineering Sciences. 6:19-34