Zobrazeno 1 - 10
of 40
pro vyhledávání: '"Forget, Julien"'
Publikováno v:
In Journal of Systems Architecture March 2024 148
In this paper we propose a novel methodology for static analysis of binary code using abstract interpretation. We use an abstract domain based on polyhedra and two mapping functions that associate polyhedra variables with registers and memory. We dem
Externí odkaz:
http://arxiv.org/abs/1711.07257
Parametric Worst-case execution time (WCET) analysis of a sequential program produces a formula that represents the worst-case execution time of the program, where parameters of the formula are user-defined parameters of the program (as loop bounds,
Externí odkaz:
http://arxiv.org/abs/1709.09369
Publikováno v:
EPTCS 20, 2010, pp. 34-48
This article presents a complete scheme for the development of Critical Embedded Systems with Multiple Real-Time Constraints. The system is programmed with a language that extends the synchronous approach with high-level real-time primitives. It enab
Externí odkaz:
http://arxiv.org/abs/1003.2871
Autor:
Forget, Julien
Publikováno v:
Embedded Systems. Université de Lille, 2023
Real-time systems are computer systems that are required not only to produce the correct output values, as a reaction to the system inputs, but also to produce these values at the correct time. In my work, I focus on hard real-time systems, where fai
Externí odkaz:
https://explore.openaire.eu/search/publication?articleId=od______4254::70299d3f69c1f19e65a43c13af7a5374
https://theses.hal.science/tel-04148643
https://theses.hal.science/tel-04148643
Autor:
Becker, Matthias, Forget, Julien
Front Matter, Table of Contents, Preface, Conference Organization
DARTS, Vol. 9, Special Issue of the 35th Euromicro Conference on Real-Time Systems (ECRTS 2023), pages 0:i-0:x
DARTS, Vol. 9, Special Issue of the 35th Euromicro Conference on Real-Time Systems (ECRTS 2023), pages 0:i-0:x
Externí odkaz:
https://explore.openaire.eu/search/publication?articleId=doi_________::ff68cea5522fef66ff14fa553d5210b5
Akademický článek
Tento výsledek nelze pro nepřihlášené uživatele zobrazit.
K zobrazení výsledku je třeba se přihlásit.
K zobrazení výsledku je třeba se přihlásit.
Autor:
Fort, Frédéric, Forget, Julien
Publikováno v:
SAC '22: The 37th ACM/SIGAPP Symposium on Applied Computing
SAC '22: The 37th ACM/SIGAPP Symposium on Applied Computing, Apr 2022, Virtual Event, France. pp.1248-1257, ⟨10.1145/3477314.3507271⟩
SAC '22: The 37th ACM/SIGAPP Symposium on Applied Computing, Apr 2022, Virtual Event, France. pp.1248-1257, ⟨10.1145/3477314.3507271⟩
International audience; This paper tackles the problem of designing and programming a realtime system with multiple modes of execution, where each mode executes a different set of periodic tasks. The main problem to tackle is that the period of Mode
Externí odkaz:
https://explore.openaire.eu/search/publication?articleId=doi_dedup___::600e557f598e3e4b15ce76df06be7a15
https://hal.science/hal-03817684
https://hal.science/hal-03817684
Publikováno v:
Compas'21 :Conférence francophone d'informatique en Parallélisme, Architecture et Système
Compas'21 :Conférence francophone d'informatique en Parallélisme, Architecture et Système, Jul 2021, Lyon, France
Compas'21 :Conférence francophone d'informatique en Parallélisme, Architecture et Système, Jul 2021, Lyon, France
International audience; The worst case execution time (WCET) analysis allows to determine an upper bound to the execution time of a program. This analysis is required to perform a real-time schedulability analysis in order to make sure the program wi
Externí odkaz:
https://explore.openaire.eu/search/publication?articleId=dedup_wf_001::fb237cf525190384a0f1aebe47ec52bb
https://hal.archives-ouvertes.fr/hal-03428961
https://hal.archives-ouvertes.fr/hal-03428961
Autor:
Fort, Frédéric, Forget, Julien
Publikováno v:
Junior Researcher Workshop on Real-Time Computing
Junior Researcher Workshop on Real-Time Computing, Oct 2018, Poitiers, France
Junior Researcher Workshop on Real-Time Computing, Oct 2018, Poitiers, France
International audience; Predicting the temporal behavior of a real-time system embedded on a multicore is a challenging task. One of the main reasons is that cores share access to the main memory, and contentions on the memory bus cause execution del
Externí odkaz:
https://explore.openaire.eu/search/publication?articleId=dedup_wf_001::2b40da423c8ad90505e18772a4fc948b
https://hal.archives-ouvertes.fr/hal-02014418
https://hal.archives-ouvertes.fr/hal-02014418