Zobrazeno 1 - 10
of 58
pro vyhledávání: '"F. De Bernardinis"'
Akademický článek
Tento výsledek nelze pro nepřihlášené uživatele zobrazit.
K zobrazení výsledku je třeba se přihlásit.
K zobrazení výsledku je třeba se přihlásit.
Publikováno v:
CICC
An all-digital frequency synthesizer for cellular transmitter is presented. Low phase-noise is achieved both in-band and out-of-band exploiting a 2-dimensional Vernier time-to-digital converter and a dither-less digitally controlled oscillator. These
Externí odkaz:
https://explore.openaire.eu/search/publication?articleId=doi_dedup___::fbdf5c8d84d7ee1ab4a0d202395d5f80
https://doi.org/10.1109/jssc.2012.2197130
https://doi.org/10.1109/jssc.2012.2197130
Autor:
Borivoje Nikolic, Jan M. Rabaey, Ali M. Niknejad, Alberto Sangiovanni-Vincentelli, F. De Bernardinis
Publikováno v:
Proceedings of the IEEE. 94:1070-1088
With semiconductor technology feature size scaling below 100 nm, mixed-signal design faces some important challenges, caused among others by reduced supply voltages, process variation, and declining intrinsic device gains. Addressing these challenges
Externí odkaz:
https://explore.openaire.eu/search/publication?articleId=doi_________::40c5db2170b23b35ad8d4706d4175b52
https://doi.org/10.1109/jproc.2006.873609
https://doi.org/10.1109/jproc.2006.873609
Publikováno v:
ESSCIRC
A filtering ADC used to implement the complete base-band in a receiver chain is presented. Passive filtering and in-band noise shaping lead to a frequency dependent dynamic range that better fits with the system requirements of a wireless receiver. T
Externí odkaz:
https://explore.openaire.eu/search/publication?articleId=doi_________::75819b05db3cfc8b43e903b5df8fc732
https://doi.org/10.1109/esscirc.2011.6044989
https://doi.org/10.1109/esscirc.2011.6044989
The need for highly integrable and programmable analog-to-digital converters (ADCs) is pushing towards the use of dynamic regenerative comparators to maximize speed, power efficiency and reconfigurability. Comparator thermal noise is, however, a limi
Externí odkaz:
https://explore.openaire.eu/search/publication?articleId=doi_dedup___::4ab3d985e862e70ea91bcbd62667ee3e
http://hdl.handle.net/11568/124529
http://hdl.handle.net/11568/124529
Publikováno v:
2006 IEEE/ACM International Conference on Computer Aided Design.
Externí odkaz:
https://explore.openaire.eu/search/publication?articleId=doi_________::844e7d83d70e0b3e711f5084a15e74c3
https://doi.org/10.1109/iccad.2006.320055
https://doi.org/10.1109/iccad.2006.320055
Publikováno v:
2006 Ph.D. Research in Microelectronics and Electronics.
We present an efficient solution to the digital enhancement of the characteristic of pipeline analog-to-digital converters (ADCs) given estimates for non-linearity behaviors. A third order polynomial model is assumed for non-linearity and several inv
Externí odkaz:
https://explore.openaire.eu/search/publication?articleId=doi_dedup___::3252b558f8dbdccc665be1348e73dcf2
https://doi.org/10.1109/rme.2006.1689959
https://doi.org/10.1109/rme.2006.1689959
Publikováno v:
CICC
We present the design methodology and a silicon implementation of a baseband system for use in wireless sensor network applications. Starting from the RF interface, our design process began with a system level phase inspired by the platform-based des
Externí odkaz:
https://explore.openaire.eu/search/publication?articleId=doi_________::476bd9e6c9f88206fb10dc69d2070242
https://doi.org/10.1109/cicc.2005.1568606
https://doi.org/10.1109/cicc.2005.1568606
We address the problem of calibrating a flash analog-to-digital converter (ADC) for ultra-wide band energy-constrained receivers. To achieve a superior power efficiency the ADC exploits an unusual comparator architecture that is capable of avoiding t
Externí odkaz:
https://explore.openaire.eu/search/publication?articleId=doi_dedup___::44146e128e724c17d03f92cabfd6e42b
http://hdl.handle.net/11568/104694
http://hdl.handle.net/11568/104694
Autor:
Bert Gyselinckx, G. Van der Plas, L. Van der Perre, F. De Bernardinis, Pierangelo Terreni, Pierluigi Nuzzo
Publikováno v:
DAC
We present a 4-bit power scalable flash analog-to-digital converter in digital 0.18-/spl mu/m CMOS, targeting low power ultra-wide band receivers. To minimize static power consumption, we exploit dynamic comparators with built-in digitally tunable th
Externí odkaz:
https://explore.openaire.eu/search/publication?articleId=doi_________::e765652a2e921234e954442bc56b6d59
https://doi.org/10.1145/1146909.1147132
https://doi.org/10.1145/1146909.1147132