Výsledky vyhledávání - "F V Jayasudha"

Classification of Ultrasound PCOS Image using Deep Learning based Hybrid Models

Autor: P. Chitra, K. Srilatha, M. Sumathi, F. V. Jayasudha, T. Bernatin, Mandala Jagadeesh

Publikováno v: 2023 Second International Conference on Electronics and Renewable Systems (ICEARS).

Externí odkaz: https://explore.openaire.eu/search/publication?articleId=doi_________::11ca99b08747fc4c883fa691ebffd002
https://doi.org/10.1109/icears56392.2023.10085400

Zobrazit plný text záznamu

Mobile technologies for contact tracing and prevention of COVID-19 positive cases: a cross- sectional study

Autor: S. Prabu, S Christalin Nelson, Balamurugan Velan, P. Visu, F V Jayasudha, K Janarthanan

Publikováno v: International Journal of Pervasive Computing and Communications

Purpose The purpose of this paper is to review the techniques for versatile advancements in contact tracing for the coronavirus disease 2019 (COVID-19) positive cases in this pandemic and to introduce the way of using the mobile location information

Externí odkaz: https://explore.openaire.eu/search/publication?articleId=doi_dedup___::9719dbbd91dc9b791bfe289610cfccd4
https://doi.org/10.1108/ijpcc-07-2020-0086

Zobrazit plný text záznamu

An image enhancement based on RGB color channels with fuzzy C-means clustering

Autor: F. V. Jayasudha

Publikováno v: Scopus-Elsevier

Image enhancement is used to improve the visual quality of an image. This paper proposes an image enhancement technique, which is based on the clustering of pixels using Fuzzy C Means (FCM). The aim of this paper is to provide a system to process the

Externí odkaz: https://explore.openaire.eu/search/publication?articleId=doi_dedup___::a0ed092a568c9015418e29a7f2f7d371
http://www.scopus.com/inward/record.url?eid=2-s2.0-84926507970&partnerID=MN8TOARS

Zobrazit plný text záznamu

A CMOS-based dual logic mode gate for analysis of logical effort in sequential and combinational circuit

Autor: Shri Saraswathy, F. V. Jayasudha

Publikováno v: Scopus-Elsevier

Newly, a novel Dual Mode Logic (DML) family is utilized in the proposed technology. This logic performs operation in two modes, namely static and dynamic modes. DML gates can be swapped between the modes on-the-fly, which has very low power dissipati

Externí odkaz: https://explore.openaire.eu/search/publication?articleId=doi_dedup___::cca07fe22779a5efda3eeee2466f8753
http://www.scopus.com/inward/record.url?eid=2-s2.0-84926486055&partnerID=MN8TOARS

Zobrazit plný text záznamu

Vyhledávací nástroje:

Upřesnit hledání