Zobrazeno 1 - 10
of 95
pro vyhledávání: '"Dong Sheqin"'
Akademický článek
Tento výsledek nelze pro nepřihlášené uživatele zobrazit.
K zobrazení výsledku je třeba se přihlásit.
K zobrazení výsledku je třeba se přihlásit.
Publikováno v:
IEICE transactions on fundamentals of electronics, communications and computer sciences 92.12 (2009): 2990-2997
Low Power Design has become a significant requirement when the CMOS technology entered the nanometer era. Multiple-Supply Voltage (MSV) is a popular and effective method for both dynamic and static power reduction while maintaining performance. Level
Externí odkaz:
http://arxiv.org/abs/1402.3149
As technology scales, low power design has become a significant requirement for SOC designers. Among the existing techniques, Multiple-Supply Voltage (MSV) is a popular and effective method to reduce both dynamic and static power. Besides, level shif
Externí odkaz:
http://arxiv.org/abs/1402.2894
Network-on-chip (NoC) architectures have been proposed as a promising alternative to classical bus-based communication architectures. In this paper, we propose a two phases framework to solve application-specific NoCs topology generation problem. At
Externí odkaz:
http://arxiv.org/abs/1402.2462
Low power design has become one of the most significant requirements when CMOS technology entered the nanometer era. Therefore, timing budget is often performed to slow down as many components as possible so that timing slacks can be applied to reduc
Externí odkaz:
http://arxiv.org/abs/1402.2460
Autor:
Sheng, Wenxu, Dong, Sheqin
Publikováno v:
In Integration, the VLSI Journal March 2013 46(2):142-152
Autor:
Dong, Sheqin, Tian, Zhihong, Chen, Peng Jen, Kumar, Rajendran Senthil, Shen, Chin Hui, Cai, Daguang, Oelmüller, Ralf, Yeh, Kai Wun
Publikováno v:
Journal of Experimental Botany, 2013 Jan 01. 64(14), 4529-4540.
Externí odkaz:
http://dx.doi.org/10.1093/jxb/ert265
Publikováno v:
In Integration, the VLSI Journal 2010 43(4):342-352
Publikováno v:
In Integration, the VLSI Journal 2007 40(4):406-419
Publikováno v:
In Integration, the VLSI Journal 2001 31(1):65-77