An open source Verilog front-end for digital design analysis at word level.

Autor: Nguyen, Minh D., Dang, Quan V., Nguyen, Lam S.

Publikováno v: 2014 IEEE Fifth International Conference on Communications & Electronics (ICCE); 2014, p346-350, 5p