Zobrazeno 1 - 10
of 10
pro vyhledávání: '"Daeyoun Yun"'
Autor:
Hagyoul Bae, Daeyoun Yun, Dae Hwan Kim, Jaeman Jang, Dong Myong Kim, Euiyoun Hong, Jieun Lee, Ja Sun Shin
Publikováno v:
Solid-State Electronics. 72:78-81
Accurate extraction of parasitic gate (RG), source (RS), drain (RD), and substrate (Rsub) resistances in MOSFETs is important in the modeling and characterization for DC and RF applications. Combining DC current–voltage and low-frequency capacitanc
Autor:
Sungwoo Jun, Hyunjun Choi, Dae Hwan Kim, Woojoon Kim, Inseok Hur, Euiyeon Hong, Jaewook Lee, Choon Hyeong Jo, Yun Hyeok Kim, Seonwook Hwang, Dong Myong Kim, Hagyoul Bae, Hyojoon Seo, Daeyoun Yun, Hyun Kwang Jeong
Publikováno v:
IEEE Electron Device Letters. 33:1138-1140
We propose a modified conductance method for extraction of the subgap density of states (DOS) in amorphous indium-gallium-zinc oxide thin-film transistors by using the measured capacitance and conductance through the capacitance-voltage (C-V) measure
Autor:
Mihee Uhm, Jieun Lee, Won Hee Lee, Euiyoun Hong, Dae Hwan Kim, Hyojoon Seo, Daeyoun Yun, Dong Myong Kim, Jaeman Jang, Hagyoul Bae, Hyunjun Choi
Publikováno v:
IEEE Electron Device Letters. 33:922-924
A distribution of interface states (Dit) in SOI MOSFETs has been characterized by a subbandgap optical differential body-factor (SODBoF) technique. We adopted a subbandgap (Eph
Autor:
Mihee Uhm, Euiyoun Hong, Mun-Soo Park, Sunwoong Choi, Dong Myong Kim, Ja Sun Shin, Hagyoul Bae, Won Hee Lee, Daeyoun Yun, Dae Hwan Kim, Inseok Hur, Keum-Dong Jung
Publikováno v:
IEEE Electron Device Letters. 33:534-536
We report a hybrid technique for extraction of structure- and gate-bias-dependent parasitic source/drain (S/D) resistances (RS and RD) in amorphous indium-gallium-zinc oxide (a-IGZO) thin-film transistors (TFTs). In the proposed technique, C- V and I
Autor:
Jaeman Jang, Ja Sun Shin, Hyunjun Choi, Daeyoun Yun, Dong Myong Kim, Euiyoun Hong, Dae Hwan Kim, Hagyoul Bae
Publikováno v:
IEEE Electron Device Letters. 33:134-136
A vertical-gate Si/SiGe double heterojunction bipolar transistor (VerDHBT)-based capacitorless 1T DRAM cell is proposed for improved storage performance with a fabrication feasibility through a selective epitaxy. It is verified through a TCAD device
Autor:
Daeyoun Yun, Euiyeon Hong, Minkyung Bae, Dong Myong Kim, Ja Sun Shin, Jaeman Jang, Dae Hwan Kim, Jieun Lee, Hagyoul Bae
Publikováno v:
IEEE Electron Device Letters. 32:1206-1208
A differential body-factor technique (DBT) is proposed for characterization of interface traps in MOSFETs employing the differential body factor dm/dVGS instead of the subthreshold slope or the body factor itself. The DBT is independent of the thresh
Autor:
Daeyoun Yun, Jieun Lee, Hagyoul Bae, Euiyoun Hong, Dong Myong Kim, Jaeman Jang, Ja Sun Shin, Dae Hwan Kim
Publikováno v:
IEEE Electron Device Letters. 32:850-852
We propose a novel double heterojunction bipolar transistor (DHBT)-based capacitorless one-transistor (1T) DRAM cell employing a narrow bandgap SiGe body and Si/SiGe heterojunction for a possible next-generation DRAM cell. It has a body with a narrow
Autor:
Hagyoul Bae, Jieun Lee, Tae Wan Kim, Ja Sun Shin, Dae Hwan Kim, Jaeman Jang, Dong Myong Kim, Daeyoun Yun
Publikováno v:
IEEE Electron Device Letters. 32:722-724
A new technique for a separate extraction of the current-path-dependent resistance (RSD0) from the contact-dependent source and drain resistances (RSe and RDe) is reported for a single MOSFET. We also report a technique for a separation of VGS-depend
Autor:
Hyojong Kim, Ja Sun Shin, Seok Cheon Baek, Jaeman Jang, Dong Myong Kim, Dae Hwan Kim, Sunyeong Lee, Hagyoul Bae, Daeyoun Yun
Publikováno v:
IEEE Electron Device Letters.
The separate extraction of asymmetric source (RS) and drain (RD) resistances caused by the variations in the layout, process, and device degradation is important in the practical modeling and characterization of MOSFETs and their integrated circuits.
Publikováno v:
Semiconductor Science and Technology. 26:095025
We propose a SiGe channel superlattice bandgap engineered (SiGe SBE) 1-transistor dynamic random access memory (1T DRAM) cell structure for improved generation and extended retention of hot holes adopting a narrow bandgap Si0.8Ge0.2 channel even with