Zobrazeno 1 - 10
of 49
pro vyhledávání: '"Crosstalk minimization"'
Autor:
Tarak Nath Mandal, Suvarthi Sarkar, Deborupa Roy, Abhinandan Khan, Ranjan Mehera, Alak Kumar Datta, Rajat Kumar Pal
Publikováno v:
IEEE Access, Vol 12, Pp 148332-148373 (2024)
VLSI physical design is a domain of work as old as more than five decades. Even then, as technology progresses, there are several challenging issues from the perspective of theoretical computer science as well as the high-performance requirements of
Externí odkaz:
https://doaj.org/article/f2b602e001144b16a8652d183a516d80
Akademický článek
Tento výsledek nelze pro nepřihlášené uživatele zobrazit.
K zobrazení výsledku je třeba se přihlásit.
K zobrazení výsledku je třeba se přihlásit.
Autor:
Alper Erturk, Ihab El-Kady, Charles M. Reinke, Massimo Ruzzene, Romain Gerbe, Christopher Sugino
Publikováno v:
2020 IEEE International Ultrasonics Symposium (IUS).
For systems that require complete metallic enclosures (e.g., containment buildings for nuclear reactors), it is impossible to access interior sensors and equipment using standard electromagnetic techniques. A viable way to communicate and supply powe
Externí odkaz:
https://explore.openaire.eu/search/publication?articleId=doi_________::2ec728577be6e6efbcedfac6237b3e81
https://doi.org/10.1109/ius46767.2020.9251623
https://doi.org/10.1109/ius46767.2020.9251623
Publikováno v:
Integration. 56:139-147
Crosstalk minimization is one of the most important aspects of high-performance VLSI circuit design. With the advancement of fabrication technology, devices and interconnecting wires are being placed in close vicinity, and circuits are operating at h
Externí odkaz:
https://explore.openaire.eu/search/publication?articleId=doi_________::309e79ff8c4685926b89289e48096624
https://doi.org/10.1016/j.vlsi.2016.10.001
https://doi.org/10.1016/j.vlsi.2016.10.001
Publikováno v:
Advances in Intelligent Systems and Computing ISBN: 9789811389610
ACSS (1)
ACSS (1)
Channel routing and crosstalk minimization are important concerns while we talk about high-performance circuits for two-, three-, and multilayer VLSI physical design automation. Interconnection among the net terminals satisfying constraints in an int
Externí odkaz:
https://explore.openaire.eu/search/publication?articleId=doi_________::c09ea7d3594965792785965f786ddeb5
https://doi.org/10.1007/978-981-13-8962-7_7
https://doi.org/10.1007/978-981-13-8962-7_7
Autor:
Sumanta Chakraborty
Publikováno v:
Advances in Intelligent Systems and Computing ISBN: 9789811374029
Evolution in fabrication technology has allowed the transistors, gates, and connecting wires to be placed in more close proximity in a VLSI chip. The transistors and connecting wires are being placed at more close proximity, leading to the reduction
Externí odkaz:
https://explore.openaire.eu/search/publication?articleId=doi_________::701b1e0ee5df375619debc444d0a9de6
https://doi.org/10.1007/978-981-13-7403-6_56
https://doi.org/10.1007/978-981-13-7403-6_56
Publikováno v:
Journal of Imaging Science and Technology. 64:60407-1
Externí odkaz:
https://explore.openaire.eu/search/publication?articleId=doi_________::f7e307de687b03120d2352bf0e0a4b86
https://doi.org/10.2352/j.imagingsci.technol.2020.64.6.060407
https://doi.org/10.2352/j.imagingsci.technol.2020.64.6.060407
Publikováno v:
2018 IEEE Optical Interconnects Conference (OI).
Key drivers of crosstalk in MZI switch elements are identified in terms of phase error, electro-absorption loss, and coupler variations. An advanced control method is introduced that coordinates thermo-optic and electro-optic phase shifters to simult
Externí odkaz:
https://explore.openaire.eu/search/publication?articleId=doi_________::a0c6602f8f39c1f76460010018aafc94
https://doi.org/10.1109/oic.2018.8422032
https://doi.org/10.1109/oic.2018.8422032
Crosstalk Minimization for Coupled RLC Interconnects Using Bidirectional Buffer and Shield Insertion
Autor:
Damanpreet Kaur, Sulochana
Publikováno v:
International Journal of VLSI Design & Communication Systems. 4:31-42
Externí odkaz:
https://explore.openaire.eu/search/publication?articleId=doi_________::de46ed33e36d9a4ba137a689e3ec3203
https://doi.org/10.5121/vlsic.2013.4304
https://doi.org/10.5121/vlsic.2013.4304
Autor:
Ved Prakash Bhardwaj, Nitin
Publikováno v:
Journal of Information Processing Systems. 9:301-314
In a parallel processing system, Multi-stage Interconnection Networks (MINs) play a vital role in making the network reliable and cost effective. The MIN is an important piece of architecture for a multiprocessor system, and it has a good impact in t
Externí odkaz:
https://explore.openaire.eu/search/publication?articleId=doi_________::5a61e31682a04a369b528d51629ade15
https://doi.org/10.3745/jips.2013.9.2.301
https://doi.org/10.3745/jips.2013.9.2.301