Tento výsledek nelze pro nepřihlášené uživatele zobrazit.
K zobrazení výsledku je třeba se přihlásit.

Real-Time Adaptive Selective Harmonic Elimination for Cascaded Full-Bridge Multilevel Inverter

Autor: Vivert, Miguel, Diez, Rafael, Cousineau, Marc, BERNAL COBALEDA, Diego, Patino, Diego, Ladoux, Philippe

Selective Harmonics Elimination is a high-efficiency modulation method for multilevel inverters that allows handling very high voltage applications. It eliminates the most significant harmonics and fixes the desired fundamental component. The main is

Externí odkaz: https://explore.openaire.eu/search/publication?articleId=dedup_wf_001::eb5bbfd6247f84774ea298411c0b4046
https://lirias.kuleuven.be/handle/20.500.12942/712894

Distributed Control for the Current Balancing of a Multiphase Converter using a Single Voltage Sensor

Autor: Cousineau, Marc, Silva, Joao Lucas Da, Mendes, Victor, Seleme, Seleme Isaac, Meynard, Thierry

This article presents a method of current balancing for a multiphase converter using a single voltage sensor. This control approach uses the ripple measurement of the input voltage to determine the current unbalance. It uses local controllers associa

Externí odkaz: https://explore.openaire.eu/search/publication?articleId=od_______166::9135a003a647c43256718c512be6dadf
https://hal.science/hal-03796004

Tento výsledek nelze pro nepřihlášené uživatele zobrazit.
K zobrazení výsledku je třeba se přihlásit.

Sub-nanosecond delay CMOS Active Gate Driver for Closed-Loop dv/dt Control of GaN Transistors

Autor: Plinio, Bau, Cousineau, Marc, Cogo, Bernardo, RICHARDEAU, Frédéric, Sébastien, Vinnac, Flumian, Didier, Rouger, Nicolas

Publikováno v: 31st IEEE International Symposium on Power Semiconductor Devices and ICs (ISPSD)
31st IEEE International Symposium on Power Semiconductor Devices and ICs (ISPSD), May 2019, Shanghai, China
31st IEEE International Symposium on Power Semiconductor Devices and ICs (ISPSD), May 2019, Shanghai, China. ⟨10.1109/ispsd.2019.8757693⟩

International audience; This paper presents an AGD (active gate driver) implemented with a low voltage CMOS technology to control the dv/dt sequence of low voltage (100V) and high voltage (650V) GaN power transistors. Such an AGD can control and redu

Externí odkaz: https://explore.openaire.eu/search/publication?articleId=dedup_wf_001::a502f8b2ffbe0659aa52312b3d9465d3
https://hal.archives-ouvertes.fr/hal-02157332