Zobrazeno 1 - 1
of 1
pro vyhledávání: '"ChihWei-chiang"'
Autor:
ChihWei-chiang, 江志偉
95
The phase-locked loop (PLL) is a key component used broadly in various integrated circuit fields in recent years. It is generally used as clock generation in VLSI or frequency synthesizer in communication systems. Fast locking time, low jitte
The phase-locked loop (PLL) is a key component used broadly in various integrated circuit fields in recent years. It is generally used as clock generation in VLSI or frequency synthesizer in communication systems. Fast locking time, low jitte
Externí odkaz:
http://ndltd.ncl.edu.tw/handle/35794037742197493908