Zobrazeno 1 - 10
of 119
pro vyhledávání: '"Bus contention"'
The 3-phase task execution model has shown to be a good candidate to tackle the memory bus contention problem. It divides the execution of tasks into computation and memory phases that enable a fine-grained memory bus contention analysis. However, ex
Externí odkaz:
https://explore.openaire.eu/search/publication?articleId=od______2595::9ca0ccbab2ee66c27c1e5fd97c7ce67b
https://hdl.handle.net/10400.22/23192
https://hdl.handle.net/10400.22/23192
Autor:
Thanh T. Tran
Publikováno v:
High-Speed System and Analog Input/Output Design ISBN: 9783031049538
High-Speed DSP and Analog System Design ISBN: 9781441963086
High-Speed DSP and Analog System Design ISBN: 9781441963086
Power supply design is perhaps the most challenging aspect of the entire process of controlling noise and radiation in high-speed DSP design. This is largely because of the complexity of the dynamic load switching conditions. These include the DSP go
Externí odkaz:
https://explore.openaire.eu/search/publication?articleId=doi_dedup___::b31a68bc723f90279ac89b103df3a0e3
https://doi.org/10.1007/978-3-031-04954-5_12
https://doi.org/10.1007/978-3-031-04954-5_12
Akademický článek
Tento výsledek nelze pro nepřihlášené uživatele zobrazit.
K zobrazení výsledku je třeba se přihlásit.
K zobrazení výsledku je třeba se přihlásit.
Today multicore processors are used in most modern systems that require computational logic. However, their applicability in systems with stringent timing requirements is still an ongoing research. This is due to the difficulty of ensuring the timing
Externí odkaz:
https://explore.openaire.eu/search/publication?articleId=od______2595::6ba871d1d1869be34c67d74c4b4761b9
https://hdl.handle.net/10400.22/20906
https://hdl.handle.net/10400.22/20906
Akademický článek
Tento výsledek nelze pro nepřihlášené uživatele zobrazit.
K zobrazení výsledku je třeba se přihlásit.
K zobrazení výsledku je třeba se přihlásit.
Autor:
Rui Chen, Wenxuan Chen, Ming Lei, Yi Peng, Chao Chen, Yongkui Yang, Weiyu Guo, Bo Dong, Zhibin Yu, Jian Liao, Weiguang Chen, Zhuo Wang, Zheng Wang
Publikováno v:
ACM Great Lakes Symposium on VLSI
Memory bandwidth utilization has become the key performance bottleneck for state-of-the-art variants of neural network kernels. Current structures such as depth-wise, point-wise and atrous convolutions have already introduced diverse and discontinuou
Publikováno v:
RTNS
Multicore platforms are being increasingly adopted in Cyber -Physical Systems (CPS) due to their advantages over single-core processors, such as raw computing power and energy efficiency. Typically, multicore platforms use a shared system bus that co
Publikováno v:
Proceedings of the 6th Brazilian Technology Symposium (BTSym’20) ISBN: 9783030756796
Automotive and, especially, the aerospace industry requires reducing the size, weight, and power (SWaP) of the embedded electronics. Additionally, both industries demand an increment of the embedded electronics’ power capability and low data transf
Externí odkaz:
https://explore.openaire.eu/search/publication?articleId=doi_________::9fa877d2bb0edd10e263c78288b25e1e
https://doi.org/10.1007/978-3-030-75680-2_72
https://doi.org/10.1007/978-3-030-75680-2_72
Publikováno v:
EuroPLoP
Economic aspects of modern engineering lead to more frequent inclusion of mixed-effort networks in system architecture. Which pose the challenge of allowing for a degree of guaranteed delivery while keeping the network schedule dynamic. Introducing a
Akademický článek
Tento výsledek nelze pro nepřihlášené uživatele zobrazit.
K zobrazení výsledku je třeba se přihlásit.
K zobrazení výsledku je třeba se přihlásit.