Zobrazeno 1 - 10
of 86
pro vyhledávání: '"Bult, K."'
Autor:
Lin, C.H., Goes, F., Westra, J., Mulder, J., Lin, Y., Arslan, E., Ayranci, E., Liu, X., Bult, K.
Publikováno v:
ISSCC 2009, 74-75a
STARTPAGE=74;ENDPAGE=75a;TITLE=ISSCC 2009
STARTPAGE=74;ENDPAGE=75a;TITLE=ISSCC 2009
A 12b 2.9GS/s current-steering DAC implemented in 65nm CMOS is presented, with an IM3 «-60dBc beyond 1GHz while driving a 50¿ load with an output swing of 2.5Vpp-diff and dissipating a power of 188mW. The SFDR measured at 2.9GS/s is better than 60d
Externí odkaz:
https://explore.openaire.eu/search/publication?articleId=narcis______::6a1bb523f4e06b68d29a3fd2816a196d
https://research.tue.nl/nl/publications/3704d305-57ca-44db-9c6b-ead3d907fb02
https://research.tue.nl/nl/publications/3704d305-57ca-44db-9c6b-ead3d907fb02
Publikováno v:
ESSCIRC '94: Twientieth European Solid-State Circuits Conference, 188-191
STARTPAGE=188;ENDPAGE=191;TITLE=ESSCIRC '94: Twientieth European Solid-State Circuits Conference
MESA Dag 1994
STARTPAGE=188;ENDPAGE=191;TITLE=ESSCIRC '94: Twientieth European Solid-State Circuits Conference
MESA Dag 1994
The subject of this paper is a MOST-only current mode D-A converter. Its topology resembles that of an R-2R ladder. The MOSTs are used to implement both weight factors and switches. Its operation is based on a current division principle [1]. Error so
Externí odkaz:
https://explore.openaire.eu/search/publication?articleId=dedup_wf_001::9eea50955b8e24fcf02bb7512fc5811e
https://research.utwente.nl/en/publications/analysis-of-a-current-mode-mostonly-da-converter(6a3372b2-3f30-447a-a066-ac1c9f8c07c9).html
https://research.utwente.nl/en/publications/analysis-of-a-current-mode-mostonly-da-converter(6a3372b2-3f30-447a-a066-ac1c9f8c07c9).html
Autor:
Bult, K., Lin, C.-H., van der Goes, F., Westra, J., Mulder, J., Lin, Y., Arslan, E., Ayranci, E., Liu, X.
Publikováno v:
Analog Circuit Design (9789400719255); 2012, p119-136, 18p
Autor:
Bult, K.
Publikováno v:
2009 Proceedings of the European Solid State Device Research Conference; 2009, p72-84, 13p
Autor:
Van Roermund, Arthur H. M., Casier, Herman, Steyaert, Michiel, Van Der Goes, F. M. L., Mulder, J., Ward, C. M., Lin, C.-H., Kruse, D., Westra, J. R., Lugthart, M., Arslan, E., Bajdechi, O., Van De Plassche, R. J., Bult, K.
Publikováno v:
Analog Circuit Design; 2006, p53-71, 19p
Autor:
Bult, K.
Publikováno v:
Proceedings of the 26th European Solid-State Circuits Conference; 2000, p126-132, 7p
Akademický článek
Tento výsledek nelze pro nepřihlášené uživatele zobrazit.
K zobrazení výsledku je třeba se přihlásit.
K zobrazení výsledku je třeba se přihlásit.
Autor:
Bult, K., Burstein, A., Chang, D., Dong, M., Fielding, M., Kruglick, E., Ho, J., Lin, F., Lin, T., Kaiser, W., Marcy, H., Mukai, R., Nelson, P., Newburg, F., Pister, K., Pottie, G., Sanchez, H., Stafsudd, O., Tan, K., Xue, S.
Publikováno v:
Proceedings of the 1996 International Symposium Low Power Electronics & Design; 8/12/1996, p17-21, 5p
Publikováno v:
Proceedings of the 23rd European Solid-State Circuits Conference; 1997, p248-251, 4p
Autor:
Shin, Y.J., Bult, K.
Publikováno v:
Proceedings of CICC 97 - Custom Integrated Circuits Conference; 1997, p513-516, 4p