Zobrazeno 1 - 1
of 1
pro vyhledávání: '"Bruno V. Zimpel"'
Publikováno v:
DATE
Multicore chips are expected to rely on coherent shared memory. Albeit the coherence hardware can scale gracefully, the protocol state space grows exponentially with core count. That is why design verification requires directed test generation (DTG)