Low Power Design of Intra prediction of H.264 Baseline Encoder

Autor: Banakar R M, Sujata Bhavikatti

Publikováno v: SSRN Electronic Journal.

H.264 video compression algorithm was introduced by ITU-T to improve the quality at the cost of increased computational complexity. The spatial redundancy of the video frames in H.264 is minimized using intra prediction tool. In this paper the low po

Externí odkaz: https://explore.openaire.eu/search/publication?articleId=doi_________::2659fddda86aa4e234fa78393d9850b8
https://doi.org/10.2139/ssrn.3769771

Creating an Integrated Learning Experience Within Curriculum Threads Through Mini-projects.

Autor: Mudenagudi, Uma, Shettar, Ashok, Meena, M., Nalini, C., Sujata, K., Desai, B. L., Banakar, R. M.

Publikováno v: Proceedings of the International Conference on Transformations in Engineering Education; 2015, p359-367, 9p

High-Speed Low-Power VLSI Architecture for SPST-Equipped Booth Multiplier Using Modified Carry Look Ahead Adder.

Autor: Mudhenagudi, Pratima S., Sugur, Narayan V., Siddamal, Saroja V., Banakar, R. M.

Publikováno v: Emerging Research in Electronics, Computer Science & Technology; 2014, p461-469, 9p

Warfare Message Communication in Tactical WMN Using HWMP.

Autor: Naragund, Jayalakshmi G., Banakar, R. M.

Publikováno v: Recent Trends in Computer Networks & Distributed Systems Security: Second International Conference, SNDS 2014, Trivandrum, India, March 13-14, 2014, Proceedings; 2014, p263-274, 12p

Memory Optimized Design of Reciprocal Unit.

Autor: Nadaf, Mahmad M., Banakar, R. M., Siddamal, Saroja V.

Publikováno v: Proceedings of International Conference on Advances in Computing; 2012, p339-345, 7p