Implementation of floating point fused basic arithmetic module using Verilog.

Autor: Patil, Ishan A., Balpande, Vishwas V., Meshram, Vijendra P., Chintwar, Ishan S.

Publikováno v: 2015 International Conference on Communications & Signal Processing (ICCSP); 2015, p0100-0104, 5p