Výsledky vyhledávání - "Asmar A. Khan"

Using macroscopic information in image segmentation

Autor: Asmar A. Khan, Hassan Ahmed, Costas Xydeas

Publikováno v: IET Image Processing. 7:219-228

Post processing “macroscopically” output segmented images obtained from conventional image segmentation (IS) techniques, leads into the concept of Micro-Macro Image Segmentation (MMIS). MMIS pays extra attention to information extracted from rela

Externí odkaz: https://explore.openaire.eu/search/publication?articleId=doi_________::21f91f73f054e3aef6df9aa0d24ea1f8
https://doi.org/10.1049/iet-ipr.2012.0243

Zobrazit plný text záznamu

Low Complexity Pipelined Architecture for Real-Time Generic Video Scaling

Autor: Asmar A. Khan

Publikováno v: International Journal of Computer Theory and Engineering. :557-560

A five stage pipelined architecture is proposed to target real-time video resolution conversion in spatial domain. This low complexity design is based on pre-computed memory mapping which computes the geometric position of interpolated pixels and the

Externí odkaz: https://explore.openaire.eu/search/publication?articleId=doi_________::0c3421cc2606ed8dc03d0f356d3d90bd
https://doi.org/10.7763/ijcte.2011.v3.369

Zobrazit plný text záznamu

Hierarchical Classification Fusion framework

Autor: Hassan Ahmed, Asmar A. Khan, Costas Xydeas

Publikováno v: ICASSP

This paper presents a novel hierarchical Classification Fusion (CF) framework which operates on Abstract and Measurement levels simultaneously and thus exploits information patterns resulting from the output labels and posterior beliefs of individual

Externí odkaz: https://explore.openaire.eu/search/publication?articleId=doi_________::d34170f62f1f663821681ec1b184e7c4
https://doi.org/10.1109/icassp.2013.6638295

Zobrazit plný text záznamu

Memory Efficient VLSI Architecture for QCIF to VGA Resolution Conversion

Autor: Shahid Masud, Asmar A. Khan

Publikováno v: Advances in Image and Video Technology ISBN: 9783540929567
PSIVT

This paper presents the design of an FPGA based real time video display size resolution conversion for QCIF to VGA. The architecture is based on a pre-computed memory mapping that facilitates reduction in memory size and latency. The scheme has been

Externí odkaz: https://explore.openaire.eu/search/publication?articleId=doi_________::23db2648c511e94c0568b5cb5cafac6b
https://doi.org/10.1007/978-3-540-92957-4_72

Zobrazit plný text záznamu

Vyhledávací nástroje:

Upřesnit hledání