Zobrazeno 1 - 9
of 9
pro vyhledávání: '"Ashok Challa"'
Autor:
Scott Pearson, Paul Collanton, Tirthajyoti Sarkar, Marc Dagan, James Victory, Cristian Andreev, Xiao Yunpeng, Ashok Challa
Publikováno v:
2019 IEEE Applied Power Electronics Conference and Exposition (APEC).
This paper proposes a novel physical approach to corner and statistical SPICE model generation for Shielded-Gate Trench Power MOSFETs. The technique is derived from the mature IC industry standard approach known as Backward Propagation of Variance. P
Publikováno v:
2018 IEEE 30th International Symposium on Power Semiconductor Devices and ICs (ISPSD).
Physics-based device-circuit co-simulation turns out to be an extremely valuable tool to guide and optimize process technology development and device design for high-performance power MOSFETs. It is particularly well-suited to the need of emerging tr
Publikováno v:
16th International Workshop on Physics of Semiconductor Devices.
Shielded-gate trench-MOSFETs yield superior performance compared to conventional gate trench devices by allowing higher doping density in the drift region and providing a ‘shielding effect’ for the gate by placing an intermediate electrode betwee
Publikováno v:
2011 IEEE 23rd International Symposium on Power Semiconductor Devices and ICs.
Power MOSFET designs have been moving to higher performance particularly in the medium voltage area. (60V to 300V) New designs require lower specific on-resistance (R SP ) thus forcing designers to push the envelope of increasing the electric field s
Publikováno v:
2006 IEEE International Symposium on Power Semiconductor Devices & IC's.
The presented device structure offers novel features of recessed interlevel dielectric (ILD) into the active device trench and perpendicular N+ body design. This allows for the device self alignment and unit size shrink to 1mum and below without comp
Publikováno v:
Proceedings. ISPSD '05. The 17th International Symposium on Power Semiconductor Devices and ICs, 2005..
In this paper the development of a novel low voltage PLANAR gate VDMOS device and process is presented. The device architecture was developed to reduce output capacitance while maintaining low on-state resistance for use in power switching applicatio
Publikováno v:
MRS Proceedings. 355
The growth morphology of Ag on GaAs (110) surface, at low coverage, is investigated with Monte Carlo simulations using a solid-on-solid model. Experimentally Ag deposited at room temperature forms isotropie islands and forms islands elongated along t
Publikováno v:
Japanese Journal of Applied Physics; June 1990, Vol. 29 Issue: 6 p1097-1097, 1p
Conference
Tento výsledek nelze pro nepřihlášené uživatele zobrazit.
K zobrazení výsledku je třeba se přihlásit.
K zobrazení výsledku je třeba se přihlásit.