Zobrazeno 1 - 2
of 2
pro vyhledávání: '"Alevtina Podgaynaya"'
Publikováno v:
IEEE Electron Device Letters. 31:1440-1442
Numerical TCAD and transmission line pulse analysis of an electrical safe operating area of a robust p-channel lateral DMOS transistor is performed. The observed independence of the trigger current on the applied gate-source voltage is attributed to
Publikováno v:
2009 IEEE International Reliability Physics Symposium.
Electrical safe operating area (SOA) of doublediffused vertical MOSFETs (VDMOS) in smart power ICs is investigated by simulation and experiments. The influence of the layout of VDMOS cells is analyzed. DMOS transistors with circular/oval cell layout