Zobrazeno 1 - 10
of 17
pro vyhledávání: '"A.B. Ajjikuttira"'
Publikováno v:
2007 IEEE International Workshop on Radio-Frequency Integration Technology.
This paper describes the detailed design considerations and verification of a 2.35-Gbps burst-mode clock and data recovery circuit. This CDR circuit utilizes a gated-oscillator clock recovery technique with an additional phase locked frequency acquis
Autor:
A.B. Ajjikuttira, Chun Kiat Chua
Publikováno v:
2007 International Symposium on Integrated Circuits.
This paper describes the design of a 2.5 Gbps burst mode laser diode driver fabricated in 0.18-mum CMOS process. This driver operates with a 1.8 V and 3.3 V power supply and is able to provide up to 30 mA bias current and 20 mA modulation current. Th
Publikováno v:
ESSCIRC
A fully differential CDR circuit realized in 0.18-mum CMOS technology targeted for the ONU in GPON applications at 2.5 Gb/s is presented. The CDR demonstrates very low RMS jitter of 1.4 psec, along with a acquisition range of 220 MHz employing a simp
Autor:
Dan Shen, Ravinder Pal Singh, Wooi Gan Yeoh, Bin Zhao, M. Kumarasamy Raja, Pradeep Basappa Khannur, Xuesong Chen, Ye Wu, A.B. Ajjikuttira, Dan Lei Yan
Publikováno v:
2007 IEEE Radio Frequency Integrated Circuits (RFIC) Symposium.
A UHF RFID reader IC in 0.18 mum CMOS covering the entire 860 MHz to 960 MHz RFID band is presented in this paper. The IC meets the EPC Class-1 Generation-2 and ISO-18000 standards. The transmitter output is +10 dBm and the receiver sensitivity is -9
Autor:
null My The Doan, null Qian Yin, null Khoo Ee Sze, P.B. Khannur, S.C. Rustagi, null Shi Jinglin, null Pang Dow Foo, A.B. Ajjikuttira
Publikováno v:
2002 IEEE MTT-S International Microwave Symposium Digest (Cat. No.02CH37278).
Publikováno v:
Proceedings. IEEE Asia-Pacific Conference on ASIC.
A high-speed dual-modulus divide-by-32/33 prescaler (DMP) has been fabricated in a standard 0.18 /spl mu/m CMOS process. It consists of a divide-by-4/5 synchronous divider implemented in MOS current-mode logic and a divide-by-8 asynchronous counter r
Autor:
Q. Yin, Pang, Pradeep Basappa Khannur, S. Jinglin, A.B. Ajjikuttira, K.E. Sze, S.C. Rustagi, D. Foo, M.T. Doan
Publikováno v:
2002 IEEE Radio Frequency Integrated Circuits (RFIC) Symposium. Digest of Papers (Cat. No.02CH37280).
On-chip copper inductors, MIM capacitors and precision resistors in a novel, low-cost process are described. A CMOS transceiver for Bluetooth was realized with these new RF passive components and compared with the same IC realized in a commercial 0.3
Publikováno v:
2003 5th International Conference on ASIC Proceedings (IEEE Cat No 03TH8690) ICASIC-03.
A 10-GB/s 1:4 demultiplexer (demux) circuits has been implemented in a standard 0.18-mm CMOS process for optical fiber communication systems. A MOS current-steering (MCS) latch is used in the design of the high-speed D-flip-flops. The circuit operate
Conference
Tento výsledek nelze pro nepřihlášené uživatele zobrazit.
K zobrazení výsledku je třeba se přihlásit.
K zobrazení výsledku je třeba se přihlásit.
Conference
Tento výsledek nelze pro nepřihlášené uživatele zobrazit.
K zobrazení výsledku je třeba se přihlásit.
K zobrazení výsledku je třeba se přihlásit.