Zobrazeno 1 - 1
of 1
pro vyhledávání: '"施育男"'
Autor:
Yu-Nan Shih, 施育男
99
In this thesis, three wireline backplane circuit systems will be demonstrated, including a 10 Gb/s Decision Feedback Equalizer (DFE), a 20 Gb/s Transceiver Chip-set, and a 40 Gb/s Transceiver Chip-set. They are all implemented in 65-nm CMOS T
In this thesis, three wireline backplane circuit systems will be demonstrated, including a 10 Gb/s Decision Feedback Equalizer (DFE), a 20 Gb/s Transceiver Chip-set, and a 40 Gb/s Transceiver Chip-set. They are all implemented in 65-nm CMOS T
Externí odkaz:
http://ndltd.ncl.edu.tw/handle/59233645083334976486
